PLD Applications' PCI-SIG-tested x1, x4, x8 PCI Express IP Core validated for FPGA and ASIC integration
PLDA's PCI Express IP Core passed both stages of the PCI-SIG compliance workshop, a requirement for inclusion on the PCI Express Integrators list. PCI-SIG's Gold Suite test ensures that a product meets all specification requirements, including verification of signal quality, proper implementation of the PCI Express protocol, and examination of the Configuration space. Interoperability testing, the second stage of the workshop, ensures that PLDA's PCI Express IP Core functions properly with production-ready products from other vendors (such as motherboards, servers, analyzers, and switches). Please visit http://www.plda.com/press/pci_sig_compliant.php for more details.
"Today's test results confirm the quality of the solutions we offer," explained Arnaud Schleich, co-founder and Vice President of PLDA. "The Core architecture is based on a kernel design that permits a variety of customers to use the same product in either ASIC or FPGA environments, configured as an Endpoint, Bridge, or Rootport. Customers benefit directly from this approach. Not only does it allow us to offer highly competitive prices, but customers can significantly reduce time to market by using the same IP Core in various products and in different phases of a product's evolution."
PLDA's PCI Express IP Core offers extensive flexibility while maintaining a robust feature set. The Core is configurable with the included Wizard, which enables customers to easily configure the Core as a x1, x4, or x8 Lane, and with up to eight Virtual Channels (VCs). The Core is optimized for a particular technology at configuration time, with specific modules—such as memory, pipelining, and latency—tailored for either ASIC or FPGA chips.
PCI-SIG compliance also confirms PLDA's three-tiered validation methodology. Functional Core verification is based on testing environments developed by third-party specialists (nSys and Denali), functional PHY verification is performed internally with PLDA's proprietary testbench, and hardware verification is completed with PLDA's XpressBridge board coupled with motherboards from various vendors. Third party PHY IPs and chips are also integrated and tested.
About PLDApplications
PLDA, the World's second largest PCI IP core vendor, designs and sells a wide range of FPGA and ASIC interfacing solutions for the PCI and derivative markets (PCI Express, PCI-X, CompactPCI, and PC104/PC104+). The company offers complete solutions to a global market, including IP cores, hardware, software, consulting services, and comprehensive technical support provided directly by the IP designers.
PLDA is pleased to provide proven and time-saving solutions to its customers, among whom it is proud to count: Agere, Agilent, Alcatel, Cisco, HP, IBM, Intel, LSI Logic, Microsoft, Motorola, Nec, Nokia, Philips, Siemens, Sony, ST, Sun, and Toshiba.
Founded in 1996, PLDA is located in Berkeley, California and Aix-en-Provence, France. Visit PLDA online at http://www.plda.com.
|
Related News
- Northwest Logic's PCI Express Gen3 Core and S2C's Virtex-7 ASIC Prototyping Platform fully validated together
- Microsemi Announces PCI Express 2.0 SIG Certification for the Industry's Lowest Power SmartFusion2 SoC FPGAs and IGLOO2 FPGAs
- PLDA Furthers Its PCIe Industry Leadership with the Introduction of the World's First PCI Express 3.0-Based IP for ASIC and FPGA
- Altera Delivers PCI-SIG Compliant x1 and x4 PCI Express Solution Supporting Arria GX FPGAs
- Lattice and Northwest Logic Deliver PCI Express X1, X4 and X8 Solutions
Breaking News
- HPC customer engages Sondrel for high end chip design
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- TSMC drives A16, 3D process technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
E-mail This Article | Printer-Friendly Page |