CEVA Shatters Performance Record for Licensable DSP Core With CEVA-X
CEVA-X1620™ Exceeds 550 MHz to Enable High Performance Video, Imaging and Telecom Applications
SAN JOSE, Calif. - November 15, 2004 - CEVA, Inc. (NASDAQ: CEVA; LSE: CVA), the leading licensor of digital signal processors (DSP) cores and communications solutions to the semiconductor industry, today announced the CEVA-X1620 DSP core in silicon running at 550MHz (TSMC 0.13um). Surpassing 550 MHz opens up a world of new market possibilities for DSP-based multimedia and communication solutions including high-performance video, voice, imaging and networking applications, and further establishes CEVA-X1620 as the fastest and most innovative licensable DSP core in the industry.
The CEVA-X1620 is complemented by a Development Platform and Software Development Kit (SDK). The Development Platform incorporates all standard audio/video interfaces (5.1 channel audio, analog and digital video), LCD screen, CMOS sensor module, FPGAs for customers' system prototyping, Flash and MMC slots, and an ARM core module expansion slot. The CEVA-X1620 SDK includes a highly-optimized C compiler, three types of simulators and an advanced debugger, all included in an Integrated Development Environment (IDE). All components of CEVA-X tools are developed in-house by CEVA ensuring optimal performance.
"We are thrilled with the results of CEVA-X in silicon and the customer benefits of combining performance and power efficiency needed for today's modern DSP solutions," said Gideon Wertheizer, EVP of CEVA. "With unsurpassed performance in a DSP, CEVA-X is positioned to power an array of new markets such as portable and high-end home entertainment, wireless communications and broadband networking."
The CEVA-X DSP architecture offers best-in-class performance, scalability, and the lowest cost-of-development. The CEVA-X core is fully synthesizable allowing customers to port the design to any available commercial cell library and to manufacture at any foundry. No manual or specialized electronic circuit design is required - significantly shortening the design cycle and reducing the associated risk of silicon re-spins. CEVA-X1620, the first implementation of the CEVA-X architecture family, is a 16-bit data width, dual MAC DSP with four 40-bit arithmetic units. CEVA-X1620 also integrates level one data and program memory controllers, AHB-Lite interfaces and an On-Chip Emulation Module (OCEM) including a JTAG port.
About CEVA-X1620
CEVA-X is a scalable VLIW-SIMD DSP architecture delivering breakthrough performance at low power consumption. Uniquely, the CEVA-X is designed as a multipurpose architecture allowing it be deployed efficiently in a broad range of market solutions including 2.5G/3G multimedia phones, PDAs, digital cameras and camcorders, DTV and HD-DVD. CEVA-X enables licensees to efficiently develop software using high-level languages such C and C++ allowing re-usability and fast time to market.
About CEVA, Inc.
For more information about CEVA, Inc, visit the about section of our website.
|
Ceva, Inc. Hot IP
Related News
- Atmel Powers Next-Generation High Performance Storage Applications by Licensing Industry-Leading CEVA-X DSP
- Atmel Licenses Industry-Leading CEVA-X DSP And System Platform To Power Next-Generation High Performance Storage Applications
- Enea and CEVA Announce Enea OSE ck Real-Time Operating System for CEVA-X and CEVA-TeakLite-III DSP Architectures
- MediaTek Licenses CEVA-X DSP Core and Subsystem from CEVA
- RadioFrame Networks License CEVA-X DSP Core and Subsystem to Power Femtocell 2G/3G Wireless Base Stations
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |