OCP-IP Announces the Release of Updated OCP SystemC Transactional Channel Models
PORTLAND, ORE. — November 9, 2004 — Open Core Protocol International Partnership (OCP-IP) today announced an updated version of their OCP 2.0 compliant transactional models implemented in SystemC. The models standardize the way OCP-based communication is modeled at various abstraction levels. Their availability ensures increased model interoperability and reusability.>
The updated OCP SystemC transaction channel models include a speed-optimized transaction layer 2 (TL2) channel. This new TL2 channel is up to 100% faster than the previous version. The new release also includes an OCP monitor and layer adapters. The OCP Monitor saves transaction traces and is compatible with CoreCreator® for the OCP 2.0 specification. The layer adapters are used to connect transactional models to RTL models and to connect models with different transaction layer abstraction levels. The monitor and layer adaptors are available to OCP-IP members on the Members Only area of the OCP-IP Web site at www.ocpip.org/members/home. The channel models are available to members and non-members alike.
Work on the project was spearheaded by Nokia, in collaboration with Texas Instruments, Prosilog and Sonics Inc.
“OCP has a robust, thriving infrastructure driven by many independent companies providing leading-edge services and products,” said Ian Mackintosh, president OCP-IP. “We are proud of the leading-edge work completed by our System Level Design Working Group to again ensure the delivery of these models.”
“The new transactional channel brings us even greater system-level model interoperability and reusability as a part of the OCP socket,” said Anssi Haverinen, Senior Specialist, Nokia Technology Platforms. “It was a pleasure leading the collaboration between such productive members of OCP-IP’s System Level Design Working Group.”
About OCP-IP
The OCP International Partnership Association, Inc. (OCP-IP) formed in 2001, promotes and supports the Open Core Protocol (OCP) as the complete socket standard ensuring rapid creation and integration of interoperable virtual components. OCP-IP’s Governing Steering Committee participants are: Nokia [NYSE: NOK], Texas Instruments [NYSE: TXN], STMicroelectronics [NYSE: STM], Toshiba Semiconductor Group (including Toshiba America TAEC), and Sonics. OCP-IP is a non-profit corporation delivering the first fully supported, openly licensed, core-centric protocol comprehensively fulfilling system-level integration requirements. The OCP facilitates IP core reusability and reduces design time, risk and manufacturing costs for SoC designs. VSIA endorses the OCP socket, and OCP-IP is an Adoption Group of the VSI Alliance. For additional background and membership information, visit www.OCPIP.org.
>
All trademarks product names and logos are property of their respective owners.
|
Related News
- OCP-IP Announces On-time Delivery of SystemC Transactional Models
- OCP-IP Provides Virtual Platform Leveraging Advanced OCP SystemC TLM Modeling Kit
- OCP-IP Announces Release of OCP 2.2 Specification
- OCP-IP Announces Release of OCP 2.1 Specification
- Synopsys and OCP-IP Members Jointly Develop SystemC Modeling Methodology for OCP-Based SoC Design
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |