Xilinx and Mentor Graphics Release High-Performance Communications Cores
Xilinx and Mentor Graphics Release High-Performance Communications Cores
SAN JOSE, Calif.--(BUSINESS WIRE)--Feb. 21, 2001-- Mentor Graphics Corp. (Nasdaq:MENT), industry-leading commodity IP vendor and Xilinx, Inc. (Nasdaq:XLNX), the leader in programmable logic today announced the immediate availability of two high-level IP products to accelerate the design cycle of high-density FPGAs in communications applications.
The T1/E1 Framer and T1 Deframer cores will be sold and supported by Xilinx as LogiCORE(TM) products and by the Mentor Graphics Inventra(TM) IP division. These new cores are optimized for Xilinx® FPGAs and will form the backbone for a variety of communications applications. The two cores are the first products to result from an OEM agreement between Xilinx and Mentor Graphics forged in October 2000, with the goal to accelerate design of new telecom and networking systems.
``The T1/E1 cores target data and voice processing in telecom and networking for small office PBXs and local area networks, connecting to wireless base stations as well as HDSL2 pair-gain applications,'' said Babak Hedayati, director of marketing and business development for the Xilinx IP Solutions Division. ``These cores are the latest addition to the extensive Xilinx library of IP available on the Xilinx IP Center.''
The T1/E1 cores are fully compliant with CCITT Recommendation G.704 (G.706, G.732, G.733) and support multiple frame structures.
``Our mutual web-based delivery models makes it easy for systems designers to readily access two critical cores for their network application designs,'' said Pierre Bricaud, director of marketing for the Inventra IP division of Mentor Graphics.
The new cores operate with the Xilinx Virtex, Virtex-E and Spartan®-II families of FPGAs. The new LogiCORE products are downloadable over the Internet from the Xilinx IP Center at www.xilinx.com/ipcenter, and used in conjunction with the Xilinx CORE Generator system to smoothly implement the cores into the Xilinx design flow. The cores will also be sold and supported by the Mentor Graphics Inventra IP division at www.mentor.com/inventra.
License Price and Availability
The T1/E1 Framer and T1 Deframer cores are available now. Xilinx LogiCORE pricing for each core is $5,000. Licensing information and instructions for downloading the cores and information on all Xilinx LogiCORE products can be found at the Xilinx IP Center. The Inventra cores, also priced at $5,000 each, can be licensed on-line or from your local Mentor Graphics account manager.
About Xilinx
Xilinx (Nasdaq:XLNX) is the leading innovator of complete programmable logic solutions, including advanced integrated circuits, software design tools, predefined system functions delivered as cores and unparalleled field engineering support. Founded 1984 and headquartered in San Jose, Calif., Xilinx invented the field programmable gate array (FPGA) and fulfills more than half of the world demand for these devices today. Xilinx solutions enable customers to reduce significantly the time required to develop products for the computer, peripheral, telecommunications, networking, industrial control, instrumentation, high-reliability/military, and consumer markets. For more information, visit the Xilinx website at www.xilinx.com.
About Mentor Graphics Corp.
Mentor Graphics Corp. (Nasdaq:MENT) is a world leader in electronic hardware and software design solutions, providing products and consulting services for the world's most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of nearly $600 million and employs approximately 2,750 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777; Silicon Valley headquarters are located at 1001 Ridder Park Drive, San Jose, California 95131-2314. World Wide Web site: www.mentor.com.
Mentor Graphics is a registered trademark of Mentor Graphics Corp. Inventra is a trademark of Mentor Graphics Corp. Virtex and Spartan are registered trademarks of Xilinx, Inc. All other company or product names are the registered trademarks or trademarks of their respective owners.
Contact: Benjamin Group/BSMG Worldwide for Mentor Graphics Jeremiah Glodoveza, 415/352-2628 ext. 559
jeremiah@benjamingroup.com or
Xilinx, Inc.
Jennifer Wright, 408/879-7727
jennifer.wright@xilinx.com
Related News
- Mentor Graphics and Altera announce Catapult C Synthesis Accelerated Libraries for High-Performance DSP Hardware in FPGA
- Mentor Graphics Introduces Catapult SL, the First High-Level Synthesis Tool to Create High-Performance Subsystems from Pure ANSI C++
- MIPS Technologies Verifies Newest 24K Processor Family with Mentor Graphics High-Performance VStationTBX Accelerator
- MIPS Technologies 24K High-Performance Product Line Supported by Mentor Graphics Seamless Co-Verification Tools
- Mentor Graphics Announces Additional IP Netlist Availability for High-Performance Actel SX-A FPGAs
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |