Aplus Flash Technology partners with GlobalCAD to provide 0.18um logic cell library for its embedded 0.18um NTP customers
Update: Aplus Flash Technology is no more in business
A complete solutions provider, Aplus is offering its customers a 0.18um logic cell library solution from GlobalCAD, Inc. along with its 0.18um NTP(Numerous Time Programmable) IP
San Jose, CA (December 9, 2004) - Aplus Flash Technology, a leader in nonvolatile memory, today announced the company has signed an agreement with GlobalCAD, a world-class provider of complete front-end to back-end services, to provide a standard logic cell library to its customers for Aplus' new line of 0.18um NTP(Numerous-Time-Programmable) IP.
This agreement further establishes Aplus Flash Technology as a complete embedded IP solutions provider in the nonvolatile memory space. Customers wishing to use Aplus' 0.18um NTP IP will now also have a standard 5V cell library for their own logic parts, shortening new product design cycles and easing technology and product transfers. Under the terms of the agreement, GlobalCAD will create and transfer a 0.18um standard logic cell library to Aplus to license to its embedded 0.18um NTP customers.
Aplus' 0.18um NTP IP is most suitable for high-density applications and is a flexible, cost-efficient, and Vdd compatible to Aplus' current 0.5um and 0.35um OTP IP. The embedded NTP IP will be based on SMIC's 0.18um 2P3M3W Flash process technology and Aplus' proprietary NVM design to achieve a cell size reduction of ten times from that of the 0.5um OTP cell. P/E cycles are also vastly improved from 1 to 1000 times and offers good data retention because it is based on a conventional double poly rather than a single poly process. It also does not require the costly UV erase of OTP. It is offered in a wider Vdd range than the 0.5um and 0.35um OTP, covering low-voltage operation from 1.8V* to 5V consumer operation.
"Aplus' partnership with GlobalCAD to provide a 5V cell library for SMIC's 0.18um FLASH process helps us accelerate our customers' adoption of our NTP IP for their products and proves our commitment to providing complete design service and IP. We are excited to work with GlobalCAD to provide this library at SMIC," states Dr.Henry Ma, Aplus' Vice President of IP Sales & Marketing.
*1.8V operation may require additional pump, further verification needed.
“ Note: Product Information is subject to change and update. The Company has no obligation to update the forward-looking information or product information contained in this release."
# # #
|
Related News
- UMC and Virage Logic Announce Qualification of Embedded Non-Volatile Memory Technology on UMC's 0.18um Logic Process
- Zoran Ships ICs with Kilopass' Embedded 0.18um Non-Volatile Memory
- Impinj Aligns With UMC to Deliver Logic NVM Cores on 0.18um and 0.13um Process Technologies
- Faraday Announces the Industry's Smallest 0.18um Library-miniLib
- Faraday's client – Skymedi produced the world's first MultiMediaCard™ 4.0 chip using Faraday's 0.18um Structured ASIC Library
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |