400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
Verisity Verification Solutions Used by Agere to Speed New Gigabit Ethernet Chips to Market
Semiconductor Leader Improves Development Productivity for Gigabit Ethernet Technology Innovations from Block to System to Project Level
MOUNTAIN VIEW, Calif.--(BUSINESS WIRE)--Dec. 7, 2004 -- Verisity, Ltd. (Nasdaq:VRST), the leading supplier of verification process automation (VPA) solutions, today announced that Agere Systems, a global leader in semiconductors for storage and networking applications, has successfully used several of Verisity's VPA products for a string of successful tape-outs including the ET1310 PCI Express Gigabit Ethernet controller.
Agere launched the new ET1310 with TruePHY(TM) technology this year as part of the company's complete portfolio of chips for the fast-growing Gigabit Ethernet market. The ET1310 Gigabit Ethernet MAC/PHY controller is a high-performance, low-power solution that specifically addresses the high-throughput, low-latency capabilities of PCI Express in new PC designs.
Agere has utilized Verisity products for several years now because the solutions address the entire chip design verification process. "On the ET1310 project, using the automatic stimulus generation and assertion checking capabilities allowed us to specify some very hard-to-create corner cases and verify in our functional coverage report that we covered them with significantly less effort in test case generation," said Don Friedberg, director of design methodologies at Agere. "We're pleased with how the solutions will allow us to use all the existing and emerging language standards such as System Verilog."
The Agere verification team also employs e Verification Components (eVC), Verisity's reusable verification environments to integrate automatic stimulus generation, assertion checking, and functional coverage analysis. "The ET1310 project reused and enhanced an eVC developed for a previous project and it has subsequently been adopted by two additional projects. This has reduced the effort of verification environment creation and debug for three projects," said Friedberg. "We find bugs faster with far less effort."
Agere will also utilize vManager(TM), another component of VPA solutions. vManager simplifies the complete verification process by automating the many tasks that once required intensive human interaction and custom development. vManager provides predictability and optimization of resources by capturing an executable specification and providing a clear view of verification status through total coverage measurement.
About Verisity
Verisity Ltd., (Nasdaq:VRST) is the leading supplier of process automation solutions for the functional verification market. The company addresses customers' critical business issues with its market-leading software and intellectual property (IP) that effectively and efficiently verify the design of electronic systems and complex integrated circuits for the communications, computing, and consumer electronics global markets. Verisity's VPA solutions enable projects to move from executable verification plans to module, unit, and chip/system level "total coverage" and verification closure, while maximizing productivity, product quality, and predictability of schedules.
The company's strong market presence is driven by its proven technology, methodology and solid strategic partnerships and programs. Verisity's customer list includes leading companies in all strategic technology sectors. Verisity is a global organization with offices throughout Asia, Europe, and North America. Verisity's principal executive offices are located in Mountain View, California, with its principal research and development offices located in Rosh Ha'ain, Israel. For more information, visit www.verisity.com.
Verisity, the Verisity logo and vManager are either registered trademarks or trademarks of Verisity Design, Inc., in the United States and/or other jurisdictions. All other trademarks are the property of their respective holders.
|
Related News
- Agere Systems Adopts LogicVision Technology to Improve Quality and Speed Time-to-Market for Agere's Gigabit Ethernet Chips
- Digital Media Professionals Uses Cadence Palladium XP Verification Computing Platform and Hosted Design Solutions to Speed Time to Market
- Synopsys' New 25G/50G Ethernet Verification IP Enables Next-Generation Gigabit Designs
- Mentor Graphics Broadens Support of OVM Compliant Verification IP for IEEE802.3-2005 Gigabit Ethernet-based Designs
- Silicon Interfaces announces the release of its Open Verification Methodology (OVM) Based Gigabit Ethernet MAC SystemVerilog OVC
Breaking News
- GUC Joins Arm Total Design Ecosystem to Strengthen ASIC Design Services
- QuickLogic Announces $6.575 Million Contract Award for its Strategic Radiation Hardened Program
- Micon Global and Silvaco Announce New Partnership
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
Most Popular
- GUC Joins Arm Total Design Ecosystem to Strengthen ASIC Design Services
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- VeriSilicon unveils next-generation high-performance Vitality architecture GPU IP series
- SafeNet Reiterates Guidance and Clarifies Revenue Assumptions
- Micon Global and Silvaco Announce New Partnership
E-mail This Article | Printer-Friendly Page |