Spirit consortium releases IP integration standard
![]() ![]() |
EE Times
Spirit consortium releases IP integration standard
Mike Santarini, Richard Goering
(12/08/2004 12:14 PM EST)
SANTA CRUZ, Calif. Taking the first step towards a set of standards aimed at easing silicon intellectual property (IP) integration, the multivendor Spirit consortium released Spirit version 1.0 Wednesday (Dec. 8). The specification provides a standard XML data format for IP integration data.
Launched at the Design Automation Conference in 2003, Spirit stands for "Structure for Packaging, Integrating and Re-using IP within Tool flows." Founding members are Beach Solutions, Philips Semiconductors, ST Microelectronics, ARM, Cadence Design Systems, Mentor Graphics and Synopsys. The group now claims over 30 members.
In a related move, Beach Solutions announced that it will give away its Spirit compliance IP evaluation tool to IP vendors listing their IP on Beach's newly acquired VCX Web-based IP catalog.
The consortium's goal is a standard mechanism for describing IP, such that IP integration can be automated through the use of Spirit-complaint EDA tools. The consortium will be addressing this with standards in two areas: an IP meta-data description standard, and an IP tool plug-in API.
At this year's Design Automation Conference, consortium members offered a first look at Spirit version 1.0, then in the proposal stage. Between then and now, according to the consortium, the specification has been tested by members on real IP and EDA tools.
The Spirit 1.0 specification lets IP providers create a "databook" in XML, documenting features, data files, and configurability options for IP. Mentor Graphics Corp. announced Wednesday that its Platform Express product will accept Spirit 1.0 data.
While Spirit 1.0 addresses RTL design, work is already underway to draft version 2.0 of the standard, which will extend the specification to support electronic system level (ESL) design and verification. The Spirit 1.0 standard and supporting deliverables are available at the Spirit consortium Web site.
ARM Ltd.'s Chris Lennard, who headed the technical development of the standard, said the final version of Spirit 1.0 provides a standard way of describing IP meta data and a standard packaging of the data in XML format so that it can be read by third-party tool vendors offering Spirit-compliant tools.
The ultimate goal is for Spirit to allow IP providers to ship IP with a machine-readable data book that allows a given piece of IP to be automatically configured and integrated into designs.
Philips Semiconductor's Ralph von Vignau said the Spirit Consortium ultimately would like to see the standard turned over to the IEEE or some other larger standards body for ratification.
Meanwhile, the Beach Solutions tool giveaway is designed to draw more IP vendors to its VCX IP catalog. The company claims to have 50 Spirit 1.0-compliant generators already in use. It is giving away to any IP company joining VCX its EASI IP Developer package, which evaluates Spirit XML IP for compliance with the 1.0 spec.
Related News
- Consortium brings 'Spirit' to IP integration
- JEDEC Releases New Standard for LPDDR5/5X Serial Presence Detect (SPD) Contents
- Accellera Releases Portable Test and Stimulus Standard 2.1
- UCIe™ (Universal Chiplet Interconnect Express™) Consortium Releases its 1.1 Specification
- Accellera's Security Annotation for Electronic Design Integration Standard 1.0 Moves Toward IEEE Standardization
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |