CoWare to Showcase Leading Solutions for Electronic System Level (ESL) Design at VLSI Design 2005 & ICES Conference in Kolkata India, Jan. 3-5, 2005
SAN JOSE, Calif.,--December 20, 2004 -- CoWare, Inc., the leading supplier of system-level electronic design automation (EDA) software and services, will showcase its electronic system-level (ESL) design solutions for the fast-growing embedded systems market at the VLSI Design 2005 & ICES Conferenceto be held in Kolkata, India, January 3-5, 2005. At the conference--which combines the 18th International Conference on VLSI Design and the 4th International Conference on Embedded System--CoWare experts will offer insights into ESL technology and market trends through delivering the keynote address, technical papers, industry forum presentations, and product demonstrations.
“The international VLSI Design conference has a proud tradition of bringing together top researchers from academic institutions, research laboratories and high-technology companies worldwide, and this year is no exception, with all major industry players gathering for the 18th consecutive year,” said Partha Pratim Das, general co-chair, VLSI-18 & ICES-4, 2005, and head of engineering, Interra Systems. “It is particularly encouraging to find new companies coming forward to support the conference. We are quite excited to have CoWare, a leading supplier of ESL solutions, participate as a Silver Sponsor in the first year of the company’s operations in India. This will greatly help increase awareness of ESL technology and its influence in the fast growing embedded systems design market in India.”
Keynote Address to Offer Vision for India’s Role in Growing ESL Market
Alan Naumann, CoWare’s president and CEO, will deliver the conference keynote address, “ESL – The Next Leadership Opportunity for India.” Naumann will discuss keys to success in the ESL market and how India can contribute to the growth of the market.
“In 2004, CoWare focused on driving adoption of ESL in Indiaincluding announcing the opening of CoWare India Private Ltd. for R&D and system-level IP model library creationbecause we believe India is becoming a pivotal player in the growing ESL market,” said Naumann. “As more and more Indian companies focus on product designnot just software designthey are looking to ESL methodologies to help solve problems associated with increasing complexity and hardware-software co-design. Because the VLSI Design 2005 & ICES Conference is uniquely dedicated to designers of both hardware and software systems, it is a perfect venue for Indian companies to hear about the latest developments and keys to success in this increasingly competitive market.”
Product and Solution Flow Demonstrations
In the CoWare booth, attendees can see demonstrations of CoWare’s leading ESL design tools, including SPWthe most comprehensive DSP application solution that bridges the gap from DSP algorithm exploration to implementation into hardware and software; as well as its ConvergenSC™ system-level design solutionfeaturing the industry’s fastest SystemC simulatorand the LISATek™ suite of tools for embedded processor modeling, design, and software tool generation. CoWare application engineers will be available onsite to answer attendees’ questions. To schedule a demonstration, contact CoWare.
Industry Forum and Technical Program Presentations
At the conference Industry Forum, representatives from various companies will discuss emerging technologies and major successes in the Indian market. Representatives from Infineon Bangalore will present a paper titled “Modeling of Application Specific Instruction Set Processor and Customization of the Tools Generated,” based on their success using CoWare’s LISATek products for ASIP design. CoWare will also present a paper titled “Embedded Software Development in the Platform Context,” addressing challenges and solutions for software development on complex SoCs.
CoWare will also present two papers during the conference technical program. The first, jointly presented by CoWare and the Indian Institute of Technology (IIT) Delhi, is titled “Extracting Exact Finite State Machine from SystemC Behavioral descriptions.” The second, focused on embedded processor design, is titled “A Methodology and Tooling Enabling Application Specific Processor Design.”
More Information About CoWare Events at VLSI Design 2005 & ICES
For more information, including dates and times of CoWare’s activities at the conference, visit www.CoWare.com and click on the VLSI Design 2005 & ICES logo. To register for the conference, visit http://vlsi.nj.nec.com/.
About CoWare India Private Ltd.
CoWare India Private Ltd. is a wholly owned subsidiary of CoWare, Inc. Established in January 2004, the facility, located in Noida, near New Delhi, is responsible for R&D and system-level IP model library creation for CoWare’s ESL design products.
About CoWare
CoWare is the leading supplier of system-level electronic design automation (EDA) software tools and services. CoWare offers a comprehensive set of electronic system-level (ESL) tools that enable SoC developers to “differentiate by design” through the creation of system-IP including embedded processors, on-chip buses, and DSP algorithms; the architecture of optimized SoC platforms; and hardware/software co-design. The company’s solutions are based on open industry standards including SystemC. CoWare’s customers are major systems, semiconductor, and IP companies in the market where consumer electronics, computing, and communications converge. CoWare’s corporate investors include ARM Ltd. [(LSE:ARM);(Nasdaq: ARMHY)], Cadence Design Systems (NYSE:CDN), STMicroelectronics (NYSE:STM), and Sony Corporation (NYSE:SNE). CoWare is headquartered in San Jose, Calif., and has offices around the world. For more information about CoWare and its products and services, visit http://www.coware.com.
|
Related News
- Companies Band Together in Support of Electronic System-Level (ESL) Design and Verification at Upcoming Design Automation Conference
- CoWare and Forte Deliver First Integrated SystemC-based Solution For Electronic System Level (ESL) Design to Implementation
- New Release of CoWare ConvergenSC Speeds Adoption of Electronic System Level (ESL) Design
- Sonics integrates SMART Interconnect IP with Cadence and Coware Electronic System-Level (ESL) design-for-verification flow
- ESL: Where are we and where are we going
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |