GDA Technologies Trumpets its Successful Inclusion on the PCI Express Integrators List
San Jose, California January 4, 2005 – GDA Technologies, Inc., a fast growing supplier of Silicon Intellectual Property (SIP) and Electronic Design Services (EDS), today announced that PCI-SIG has included GDA on its PCI Express Integrators List. GDA has successfully completed the testing procedures of the PCI Express Compliance Workshop utilizing its NGIO platform based on Xilinx Virtex-II ProÔ device. As part of PCI-SIG procedure, GDA has passed all the test criteria set forth at the PCI-SIG Compliance Workshops including Protocol, Electrical, and Configuration tests, and provided a complete and satisfactory PCI-SIG Compliance Checklist.
“GDA is at the forefront of developing high-performance interconnect technologies IPs such as their GPEX product family based on the PCI Express technology," said Frank Berry, vice president of marketing, QLogic Corporation. "The GPEX IP cores have enabled us to develop highly integrated and complex products. Compliance testing and interoperability validation play a significant role in reducing development and market risks, ensuring smooth transition to the new standard and deployment of our products to the market.”
According to Mike Frazier, director engineering, IP Solutions Division, at Xilinx, “By passing all the PCI-SIG compliance and interoperability tests and getting added to the Integrators List of the PCI Express, GDA has demonstrated they are in the forefront of the development of cutting edge technology. Most importantly, this effort provides independent confirmation about the effectiveness of Virtex-II ProÔ devices from Xilinx and third party IP for the expedient development of PCI Express applications.”
“We are happy to see the addition of several member companies, including GDA, to the current PCI-SIG Integrators List,” said Tony Pierce, PCI-SIG Chairman. “PCI-SIG appreciates GDA’s contribution towards the proliferation of PCI Express technology.”
"Addition of our PCI Express IP solution to the PCI-SIG Integrators List is another tribute to the outstanding quality of our IP offerings," said Prakash Bare, VP of IP Business at GDA. "And as demand for PCI Express increases, our role in proliferation of this technology to computing, networking, and communications industries has made us the leading PCI Express IP provider in this rapidly growing market segment.”
The GDA PCI Express (GPEX) IP family is the most comprehensive solution available today for implementing PCI-Express IO in ASIC, FPGA and Structured ASIC designs. The highly configurable solution offers optimum area, power, timing, latency, bandwidth and ease of integration for a wide range of applications. GPEX supports endpoint, root complex, switch and bridge implementations with all the possible link widths, virtual channels, functions and packet sizes specified in PCI-Express specification. Line side interface is designed for interoperating with a wide range of PHY designs. Several interface options are offered on the system side to cover all major application scenarios. GPEX is exhaustively verified in simulation as well as silicon interoperating with most of the available third party simulation models, silicon implementations and systems. GDA has participated in all the PCI-Express compliance workshops and GPEX is the only IP solution available today which is interoperability validated in SIG workshops for both endpoint and root complex configurations.
About GDA Technologies
GDA Technologies Inc. is a leading Electronic Design Services (EDS) and Silicon Intellectual Property (SIP) solution provider for the embedded, networking, and consumer electronics markets. GDA specializes in designing ASICs, FPGAs, IPs, boards, SoCs, software and complete systems from concept to product. GDA has successfully developed products in the areas of desktop, server, and embedded computing, digital audio and video applications, Internet appliances, and voice and data networking applications. In the IP front, GDA has been the leading solution provider for fast interconnect technologies such as PCI Express, HyperTransport, RapidIO, Ethernet and Advanced Switching with many licenses sold in compute, networking and communication markets. GDA is headquartered in San Jose, California, and has satellite design centers in Boston, Sacramento, Singapore, Chennai and Bangalore, India. The GDA web site is http://www.gdatech.com
* All names mentioned are trademarks, registered trademarks or service marks of their respective companies.
|
GDA Technologies Hot IP
Related News
- GDA PCI Express Controller and Rambus PHY Combined Solution on PCISIG Integrators list
- PLX Achieves Industry-First Compliance of PCI Express 3.0 Switches on Exclusive PCI-SIG Integrators List
- Semtech's PCI Express 3.0 PHY IP Platform is Fully Compliant and Included on PCI-SIG Integrators List
- Gennum's Snowbush PCI Express (PCIe) Switch and SATA/PCIe Host Bus Adapter IP Added to PCI-SIG Integrators List
- Arasan Chip Systems PCI Express Gen2 Solution Named to PCI-SIG Integrators List
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |