English
QualCore Logic Announces Availability of 15 Silicon-Validated Analog IP Cores, Special I/Os for Graphics, Memory Interface Applications
High-Performance Cores Reduce Risk, Accelerate Development of SoC Designs
Sunnyvale, Calif., January 11, 2005 - QualCore Logic, an intellectual property (IP) and full-service, mixed-signal application specific integrated circuit (ASIC) realization company, today announced immediate availability of 15 silicon-validated analog IP cores and special inputs/outputs (I/Os) for graphics and memory interface applications. Each of these was successfully validated in 0.13-micron process technology from two leading foundries to reduce risk and accelerate product development of system-on-chip (SoC) designs.
Remarks Mahendra Jain, QualCore Logic’s president and chief executive officer (CEO): “QualCore Logic’s strategy is to build the largest and most diverse portfolio of silicon-validated analog and mixed-signal IP and special I/Os. These 15 new IP cores bring that number to more than 400.”
The 15 analog IP cores and special I/Os are available in the 0.13-micron 1.0v/3.3v process technology and are delivered as GDS II files. They support the video/imaging (see Figure 1), memory/graphics (see Figure 2) and peripheral computing interface (see Figure 3) markets. (See note at the end of the news release for details on getting copies of these figures.)
The Video Imaging IP consists of a 10-bit, 350 MHz triple video Digital to Analog Converter (DAC) designed to drive Red-Green-Blue Video Signals of display monitors and a 15 to 350 MHz video phase-locked loop (PLL) is designed to provide the clock.
Memory/Graphics IP satisfies the needs of project teams designing products to interface with double-data-rate (DDR) SDRAM memories and Graphic DDR memories. The first in this category is a 500 MHz SSTL I/O available to operate in a class I, class II or GDDR-II mode using the built-in On Die Termination (ODT) for calibration of internal terminations over Process, Voltage and Temperature (PVT). A matching 250 to 500 MHz analog double-data-rate (DLL) is available with separate master and slave cells. Having separate slave DLL cells allows it to be physically located close to separate Strobe Signals of the DDR applications, improving the signal integrity of the high-speed designs. A 250 to 1650 MHz high-speed PLL is available and can be used to generate the master clock for DDR and digital visual interface (DVI) systems.
The peripheral computing interface IP is used in the Advanced Graphics Port (AGP) market. A 533 MHz AGP 8x I/O has been designed to operate in 1x, 2x, 4x and 8x modes and uses an on-chip calibration technique for eliminating PVT dependencies. It works with a 66 to 533 MHz AGP PLL.
Finally, a few miscellaneous cells are available such as a PCI 2.3 I/O, a 300 MHz class I SSTL I/O, various crystal oscillators and a complete I/O library compatible with all of the special I/Os.
Each IP core is compliant with various graphics and memory interface specifications. Deliverables include: GDS II stream files, Spice netlist for layout versus schematics (LVS) verifications; design rule checks (DRC) and LVS verification reports and layer mapping file in text format; Library Exchange Format (LEF) footprint data; Verilog behavioral and .lib models.
Availability
All cores are available now for licensing. Pricing is available upon request.
For more details, visit the QualCore Logic website located at: http://www.qualcorelogic.com. Or, contact its Sales Department at (408) 541-0730, Ext. 205
About QualCore Logic
Founded in 1994, QualCore Logic is a leading provider of digital, mixed-signal and analog IP for system-on-chip (SoC) designs. It can take an engineering or register transfer level (RTL) specification to GDSII through final silicon. It operates design and support centers in Sunnyvale , Calif. , and Hyderabad , India , with more than 150 design engineers. Corporate headquarters is located at: 1289 Anvilwood Avenue , Sunnyvale , Calif. 94089. Telephone: (408) 541-0730. Facsimile: (408) 541-0740. Web Site: http://www.qualcorelogic.com
Sunnyvale, Calif., January 11, 2005 - QualCore Logic, an intellectual property (IP) and full-service, mixed-signal application specific integrated circuit (ASIC) realization company, today announced immediate availability of 15 silicon-validated analog IP cores and special inputs/outputs (I/Os) for graphics and memory interface applications. Each of these was successfully validated in 0.13-micron process technology from two leading foundries to reduce risk and accelerate product development of system-on-chip (SoC) designs.
Remarks Mahendra Jain, QualCore Logic’s president and chief executive officer (CEO): “QualCore Logic’s strategy is to build the largest and most diverse portfolio of silicon-validated analog and mixed-signal IP and special I/Os. These 15 new IP cores bring that number to more than 400.”
The 15 analog IP cores and special I/Os are available in the 0.13-micron 1.0v/3.3v process technology and are delivered as GDS II files. They support the video/imaging (see Figure 1), memory/graphics (see Figure 2) and peripheral computing interface (see Figure 3) markets. (See note at the end of the news release for details on getting copies of these figures.)
The Video Imaging IP consists of a 10-bit, 350 MHz triple video Digital to Analog Converter (DAC) designed to drive Red-Green-Blue Video Signals of display monitors and a 15 to 350 MHz video phase-locked loop (PLL) is designed to provide the clock.
Memory/Graphics IP satisfies the needs of project teams designing products to interface with double-data-rate (DDR) SDRAM memories and Graphic DDR memories. The first in this category is a 500 MHz SSTL I/O available to operate in a class I, class II or GDDR-II mode using the built-in On Die Termination (ODT) for calibration of internal terminations over Process, Voltage and Temperature (PVT). A matching 250 to 500 MHz analog double-data-rate (DLL) is available with separate master and slave cells. Having separate slave DLL cells allows it to be physically located close to separate Strobe Signals of the DDR applications, improving the signal integrity of the high-speed designs. A 250 to 1650 MHz high-speed PLL is available and can be used to generate the master clock for DDR and digital visual interface (DVI) systems.
The peripheral computing interface IP is used in the Advanced Graphics Port (AGP) market. A 533 MHz AGP 8x I/O has been designed to operate in 1x, 2x, 4x and 8x modes and uses an on-chip calibration technique for eliminating PVT dependencies. It works with a 66 to 533 MHz AGP PLL.
Finally, a few miscellaneous cells are available such as a PCI 2.3 I/O, a 300 MHz class I SSTL I/O, various crystal oscillators and a complete I/O library compatible with all of the special I/Os.
Each IP core is compliant with various graphics and memory interface specifications. Deliverables include: GDS II stream files, Spice netlist for layout versus schematics (LVS) verifications; design rule checks (DRC) and LVS verification reports and layer mapping file in text format; Library Exchange Format (LEF) footprint data; Verilog behavioral and .lib models.
Availability
All cores are available now for licensing. Pricing is available upon request.
For more details, visit the QualCore Logic website located at: http://www.qualcorelogic.com. Or, contact its Sales Department at (408) 541-0730, Ext. 205
About QualCore Logic
Founded in 1994, QualCore Logic is a leading provider of digital, mixed-signal and analog IP for system-on-chip (SoC) designs. It can take an engineering or register transfer level (RTL) specification to GDSII through final silicon. It operates design and support centers in Sunnyvale , Calif. , and Hyderabad , India , with more than 150 design engineers. Corporate headquarters is located at: 1289 Anvilwood Avenue , Sunnyvale , Calif. 94089. Telephone: (408) 541-0730. Facsimile: (408) 541-0740. Web Site: http://www.qualcorelogic.com
|
||||||
Related News
- QualCore Logic successfully validated various Analog IP cores and Special IO's
- Silicon Design Chain Collaboration Demonstrates Significant 90-nanometer Total Power reduction; Applied Materials, ARM, Cadence and TSMC Integrated Capabilities Deliver Silicon-Validated Power Reduction
- ChipIdea's 210MHz Analog Interface for Flat Panel Displays Validated in Silicon at 0.18um TSMC
- Enosemi and GlobalFoundries announce the availability of silicon-validated electronic-photonic design IP available in the GF Fotonix platform
- Silicon Creations Selects Mentor Graphics Software for High-Performance Analog and Mixed-Signal IP Verification
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |