English
OCP-IP Unveils CoreCreator 4.0
PORTLAND, ORE. — January 11, 2005 — Open Core Protocol International Partnership (OCP-IP) today announced the availability of CoreCreator 4.0. CoreCreator provides a single graphical or command-line-based environment for validating Open Core Protocol (OCP) implementations. Version 4.0 is fully compliant with, and supports OCP 2.0. president OCP-IP.
CoreCreator 4.0 streamlines generation and packaging of core models, interfaces, timing parameters, synthesis scripts, test vectors, and verification suites necessary for efficient IP core reuse and SoC integration. It also provides an environment for stimulating a core (or multiple cores) and analyzing performance and functionality in a system environment.
The tool features a comprehensive design environment for importing existing IP cores or creating new IP cores OCP protocol and physical constraint compliance verification; and maximum frequency and gate area estimation. Its automated environment provides configuration, simulation, logic synthesis and timing analysis, as well as TCL scripting for auto-generation of configuration files and timing constraints. CoreCreator also contains a physical constraint extractor and packager as well as a packager for all necessary verification files, including scan test and functional vectors.
CoreCreator decouples core and system development, allows multiple-core development in parallel, provides a structured core debug and system-level design verification to reduce design time and risk, ensuring rapid time to market. The CoreCreator design environment gives users the freedom to choose their own EDA providers, tools, and design methodologies.
Version 4.0 was approved for release after an extensive review and now supports all the latest enhancements to the OCP 2.0 specification.
CoreCreator 4.0, validated by industry leading companies, is available to OCP-IP members through the website: www.OCPIP.org. Also newly available to members through the website is the latest version of OCP 2.0 training.
About OCP-IP
The OCP International Partnership Association, Inc. (OCP-IP) formed in 2001, promotes and supports the Open Core Protocol (OCP) as the complete socket standard ensuring rapid creation and integration of interoperable virtual components. OCP-IP’s Governing Steering Committee participants are: Nokia [NYSE: NOK], Texas Instruments [NYSE: TXN], STMicroelectronics [NYSE: STM], Toshiba Semiconductor Group (including Toshiba America TAEC) and Sonics. OCP-IP is a non-profit corporation delivering the first fully supported, openly licensed, core-centric protocol comprehensively fulfilling system-level integration requirements. The OCP facilitates IP core reusability and reduces design time, risk and manufacturing costs for SoC designs. VSIA endorses the OCP socket, and OCP-IP is affiliated with the VSI Alliance. For additional background and membership information, visit www.OCPIP.org.
All trademarks product names and logos are property of their respective owners.
CoreCreator 4.0 streamlines generation and packaging of core models, interfaces, timing parameters, synthesis scripts, test vectors, and verification suites necessary for efficient IP core reuse and SoC integration. It also provides an environment for stimulating a core (or multiple cores) and analyzing performance and functionality in a system environment.
The tool features a comprehensive design environment for importing existing IP cores or creating new IP cores OCP protocol and physical constraint compliance verification; and maximum frequency and gate area estimation. Its automated environment provides configuration, simulation, logic synthesis and timing analysis, as well as TCL scripting for auto-generation of configuration files and timing constraints. CoreCreator also contains a physical constraint extractor and packager as well as a packager for all necessary verification files, including scan test and functional vectors.
CoreCreator decouples core and system development, allows multiple-core development in parallel, provides a structured core debug and system-level design verification to reduce design time and risk, ensuring rapid time to market. The CoreCreator design environment gives users the freedom to choose their own EDA providers, tools, and design methodologies.
Version 4.0 was approved for release after an extensive review and now supports all the latest enhancements to the OCP 2.0 specification.
CoreCreator 4.0, validated by industry leading companies, is available to OCP-IP members through the website: www.OCPIP.org. Also newly available to members through the website is the latest version of OCP 2.0 training.
About OCP-IP
The OCP International Partnership Association, Inc. (OCP-IP) formed in 2001, promotes and supports the Open Core Protocol (OCP) as the complete socket standard ensuring rapid creation and integration of interoperable virtual components. OCP-IP’s Governing Steering Committee participants are: Nokia [NYSE: NOK], Texas Instruments [NYSE: TXN], STMicroelectronics [NYSE: STM], Toshiba Semiconductor Group (including Toshiba America TAEC) and Sonics. OCP-IP is a non-profit corporation delivering the first fully supported, openly licensed, core-centric protocol comprehensively fulfilling system-level integration requirements. The OCP facilitates IP core reusability and reduces design time, risk and manufacturing costs for SoC designs. VSIA endorses the OCP socket, and OCP-IP is affiliated with the VSI Alliance. For additional background and membership information, visit www.OCPIP.org.
All trademarks product names and logos are property of their respective owners.
|
||||||
Related News
- OCP-IP Unveils CoreCreator II
- Microsemi Unveils Industry's Lowest Power Cost-Optimized FPGA Product Family for Access Networks, Wireless Infrastructure, Defense and Industry 4.0 Markets
- Synopsys Unveils Industry's First Complete PCI Express 4.0 IP Solution
- OCP-IP Releases New OCP Checker as Part of CoreCreator II Tool
- ARC New VTOC 4.0 Modeling Toolset Speeds Creation of Fast Cycle-Accurate C++ and SystemC models.
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
Most Popular
|
E-mail This Article | 
|
|
Printer-Friendly Page |