BOPS adds six patents
![]() |
BOPS adds six patents
By David Larner - Embedded Systems,
February 12, 2001 (2:05 p.m. EST)
URL: http://www.eetimes.com/story/OEG20010212S0110
BOPS has been awarded six in a series of patents designed to protect its ManArray digital signal processing (DSP) core technology. The company has filed for more than 50 patents to date. BOPS' ManArray cores combine multiple levels of parallelism and use a single-cycle switching fabric between processing elements. The cores offer performances in range from 8bn operations per second (bops) to more than 128 bops at 200MHz. Patents awarded since February 2000 include: "Manifold array processor"(February 8, 2000) "Methods and apparatus for scalable instruction set architecture with dynamic compact instructions" (August 8/2000) "Methods and apparatus for efficient synchronous MIMD operations with iVLIW PE-to-PE communication" (November 21, 2000) "Methods and apparatus for ManArray PE-PE switch control" (December 26, 2000) "Methods and apparatus for manifold array processing" (December 26, 2000) " Methods and apparatus for dynamic very long instruction word sub-instruction selection for execution time parallelism in an indirect very long instruction word processor"(January 9, 2001).
Related News
- ITC Judge Finds that SiRF Infringes Six Broadcom GPS Patents
- MOSAID Adds Patents to Complaint Against Micron,Powerchip,and ProMOS
- DVD licensing group adds audio player, recorder patents
- eASIC® Awarded Six Patents for Very High Density Configurable Logic Technology
- Cadence Design Services adds BOPS, Inc. to the Cadence Surelink Supply-Chain Network
Breaking News
- Cortus MINERVA Out-of-Order 4GHz 64-bit RISC-V Processor Platform targets automotive applications
- Quadric Announces Lee Vick is New VP Worldwide Sales
- Siemens delivers certified and automated design flows for TSMC 3DFabric technologies
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |