CoWare Integrates SPW into Cadence System-to-IC Flow
New Technology Reduces Schedule Risk for RF/Analog Teams Designing Advanced Wireless Chips
SAN JOSE, Calif.--Jan. 24, 2005 -- CoWare, Inc., the leading supplier of system-level electronic design automation (EDA) software and services, announced the integration of its SPW digital signal processing (DSP) application design tool with new Cadence capabilities for RF designers built upon its leading Virtuoso® custom design platform. The tight technology integration enables wireless product design teams to dramatically reduce schedule risk through an evolutionary change of their methodology.
"Teamed with CoWare to leverage their SPW tool and SystemC expertise, we can overcome a large hurdle in wireless design," said Kelly Perey, vice president of marketing, Cadence Design Systems. "The gap between system specification and IC implementation often leads to design failure. Our partnership provides advanced capabilities to bridge this gap for wireless product teams."
"SPW is always used for resolution of the toughest design problems,‰ said Dr. Johannes Stahl, director of marketing, CoWare. "Teaming up with the leader in RF/analog custom design solutions is the natural step to accomplish the system-to-IC flow which delivers the time-to-market advantage for our advanced customers."
Accurate Reference Modeling for Wireless Applications
SPW reference models have been instrumental in the successful tapeout of thousands of wireless designs to-date. The new flow enables broader reuse of the reference models for the RF and analog designer's benefit. By using SPW reference models throughout different design domains, wireless design teams can dramatically increase design efficiency and reduce risk.
SPW Models Inside AMS Designer Leverage SystemC Technology
Starting from the SPW frontend, users can select the parts of the system that are used as the reference or testbench, and mark them for export. SPW automatically creates an optimized simulation model with interfaces based on SystemC signals and data types. SPW was enhanced with technology from the CoWare ConvergenSC platform design tool, building on CoWare's leadership in SystemC. Cadence's Virtuoso platform leverages the same SystemC technology based on the Cadence/CoWare technology alliance, readily importing the newly created SPW model. RF designers do not need to be familiar with SPW to benefit from the new flow.
Fast Simulation and 4,000+ Models Accelerate Wireless Application Design
SPW—the DSP Workbench—is the strongest solution for wireless design in areas such as UltraWideband (UWB)—with support for proposals from both the UWBForum and MBOA—and Wireless LAN (802.11 b/g/a and upcoming n), as well as all relevant 3G standards, by providing fast simulation technology and libraries. The SPW simulation engine has been proven to be more than 10 times faster than competitors‚ products, and it can handle extremely complex designs, since it is optimized for simulation speed rather than interpretive exploration. Its automatic scheduling is proven for designs of more than 1,000 blocks, making it far more robust than manual scheduling using proprietary C-models.
Availability and Training
CoWare SPW 4.85 is available today. Existing customers under maintenance receive the interface at no additional charge. Methodology introduction for advanced wireless design teams is available as a CoWare services engagement. For more information on SPW and CoWare's other products, visit www.coware.com.
About CoWare
CoWare is the leading supplier of system-level electronic design automation (EDA) software tools and services. CoWare offers a comprehensive set of electronic system-level (ESL) tools that enable SoC developers to "differentiate by design" through the creation of system-IP including embedded processors, on-chip buses, and DSP algorithms; the architecture of optimized SoC platforms; and hardware/software co-design. The company's solutions are based on open industry standards including SystemC. CoWare's customers are major systems, semiconductor, and IP companies in the market where consumer electronics, computing, and communications converge. CoWare's corporate investors include ARM Ltd. [(LSE:ARM);(Nasdaq: ARMHY)], Cadence Design Systems (NYSE:CDN), STMicroelectronics (NYSE:STM), and Sony Corporation (NYSE:SNE). CoWare is headquartered in San Jose, Calif., and has offices around the world. For more information about CoWare and its products and services, visit http://www.coware.com.
CoWare is a registered trademark of CoWare, Inc. in the United States. All other trademarks are the property of their respective owners.
|
Related News
- Sonics integrates SMART Interconnect IP with Cadence and Coware Electronic System-Level (ESL) design-for-verification flow
- New Cadence Virtuoso System Design Platform Provides Seamless Design Flow Between IC, Package and Board
- Mikron Licenses Cadence Physical Verification System and QRC Extraction Solutions for 90 nm IC Design Flow
- Tower Semiconductor and Cadence Announce New Reference Flow for Advanced 5G Communications and Automotive IC Development
- Samsung Foundry Certifies Cadence System Analysis and Advanced Packaging Design Tool Flow for 2.5/3D Chip Designs
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |