ARM begins work on "Serval-E" processor core

![]() ![]() | |
EE Times: Latest News ARM begins work on "Serval-E" processor core | |
Peter Clarke (01/26/2005 12:27 PM EST) URL: http://www.eetimes.com/showArticle.jhtml?articleID=57703926 | |
LONDON — Processor licensing company ARM Holdings plc (Cambridge, England) has begun work on a processor core called Serval-E, which is based on the same instruction set architecture as the company's top-of-the-range work-in-progress codenamed Tiger. The existence of the processor and that ARM has signed up one licensee for the Serval-E processor, was revealed revealed during presentations made to financial analysts on the company's fourth quarter 2004 results. The analyst's presentation shows Serval-E on a road-map style chart alongside Tiger with both marked as being members of the ARMv7 instruction set architecture. Such road-map charts typically indicate performance on the y-axis and time on the x-axis. However, on that basis Serval-E is set to appear before Tiger and indeed before any members of the ARM10 and ARM11 families. Warren East, chief executive officer, and Simon Segars, executive vice president of worldwide sales, declined to answer questions about the Serval-E put to them by Silicon Strategies. Tiger has been in design for about 21 months as a superscalar machine targeted at the 65-nm manufacturing process node, although it will probably come out in a 90-nm process first. At the same time it is intended to let ARM break through the gigahertz clock frequency threshold that has until now has been the preserve of PC and server microprocessors (see Oct. 19, 2005, story). During presentations Wednesday (Jan. 26) East characterized Tiger as having a performance of 1000 dhrystone MIPS. The roadmap chart, as it best could be read, showed Serval-E being only slightly inferior in performance to the Tiger processor and with superior performance to all ARM's other processor cores and derived chips. The order in which Serval-E is and Tiger appear on the chart, which could be found here when this story was first posted, could be perplexing, with Serval-E appearing ahead of Tiger which has been in development for nearly two years. Segars and Warren both said that Tiger development in Austin, Texas, was going well with deliverables expected to ship to one or more of the processors three licensees during the first quarter of 2005. Segars said that one thing that the Austin team was doing was developing a high-level model of Tiger using Axys design tools. One possibility is that Serval-E is a derivative of Tiger that has been created recently in response to a licensee's request for a different optimization of resources within the overall architecture, an observer said. The name might suggest that Serval-E is being optimized for server-side deployment, while Tiger is being aimed at multimedia processing clients, he added. The serval is a medium-sized wild cat with the appearance of a miniature cheetah.
| |
All material on this site Copyright © 2005 CMP Media LLC. All rights reserved. Privacy Statement | Your California Privacy Rights | Terms of Service | |

Related News
- Synopsys, Arm, and Samsung Foundry Enable Accelerated Development of Next-Generation Arm "Hercules" Processor on 5LPE Process
- Arm announces new "Automotive Enhanced" processor designed for safe next-gen driver experiences
- Qualcomm Begins Commercial Sampling of World's First 10nm Server Processor and Reshapes the Future of Datacenter Computing
- MosChip selects Cadence tools for the design of HPC Processor "AUM" for C-DAC
- Deeptech Keysom completes a €4M fundraising and deploys the first "no-code" tool dedicated to the design of tailor-made processors
Breaking News
- Andes Technology and proteanTecs Partner to Bring Performance and Reliability Monitoring to RISC-V Cores
- Arteris Releases the Latest Generation of Magillem Registers to Automate Semiconductor Hardware/Software Integration
- Imagination takes efficiency up a level with latest D-Series GPU IP
- Q.ANT and IMS CHIPS Launch Production of High-Performance AI Chips, Establish Blueprint for Strengthening Chip Sovereignty
- sureCore PowerMiser IP enables KU Leuven chip for AI applications to achieve dynamic power saving of greater than 40%
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing
- Cortus MINERVA Out-of-Order 4GHz 64-bit RISC-V Processor Platform targets automotive applications
- Siemens delivers certified and automated design flows for TSMC 3DFabric technologies
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |