USB2.0 OTG PHY supporting UTMI+ level 3 interface - 28HK/55LL
LSI Logic Offers Industry's Fastest 440 MHz Synthesized MIPS32(R) 24Kf(TM) Processor Core With Reference Design
MILPITAS, Calif., Jan 31, 2005 /PRNewswire-FirstCall via COMTEX/ -- LSI Logic Corporation (NYSE: LSI) today announced it is the first system-on-a-chip (SoC) provider to offer the MIPS32(R) 24Kf(TM) microprocessor core at 440 MHz, complete with a supporting reference design and a bridge to the AMBA bus. The 440 MHz timing- closed MIPS32(R) 24Kf(TM) core is the highest-frequency synthesizable core available in 0.11-micron technology. This core boosts LSI Logic's strength in the laser and high-end ink jet printer and copier markets. The new core is available for cell-based ASIC designs in LSI Logic's Gflx(TM) 0.11-micron technology.
"This latest addition to our CoreWare library of intellectual property (IP) provides LSI Logic's ASIC customers with the highest performance synthesizable processor core for next generation office automation applications," said Ahmad Khanssari, Office Automation senior marketing director, LSI Logic Corporation. "By delivering a reference design for the 24Kf(TM) in modifiable RTL, our customers have a jump-start in developing their own custom processor subsystems and the ability to leverage a large number of industry standard AMBA-based processor peripherals and other IP."
The MIPS32(R) 24kf(TM) hardmac is already timing closed at 440 MHz, eliminating the effort and risk of closing processor timing at the ASIC level. The LSI Logic implementation includes a 32k instruction and 32k data cache, hardware floating point support for the IEEE 754 standard, a 32x32 integer multiplier, a memory management unit (MMU) with a 32 entry translation lookaside buffer (TLB) and two sets of shadow registers. It also includes the MIPS Technologies CorExtend(TM) capability that enables designers to add their application-specific instructions while maintaining full compliance with the MIPS32(R) architecture.
The 24Kf(TM) processor offering also includes a reference design with an Interrupt Controller, Synchronous Serial Interface, UART, GPIO, Timers, Internal SRAM, EBIU and APB Bridge. The reference design provides support for both the 24Kf(TM) processor's native OCP bus and the popular AMBA bus. Delivered in RTL, the reference design provides a streamlined methodology for customers to quickly customize, implement and verify a custom processor subsystem for integration into an SoC.
About CoreWare
The LSI Logic CoreWare(R) IP library provides the industry's most comprehensive set of IP solutions that are proven and designed to work seamlessly with cell-based ASIC and RapidChip(R) Platform ASIC design flows. CoreWare IP includes GigaBlaze(R) and HyperPHY(R) high-speed standards- compliant SerDes, high-performance ARM and MIPS processors and associated systems and reference designs, processor peripherals and AMBA on-chip bus structures, USB cores, Memory PHYs and Controllers, Ethernet MAC and PHY cores, PCI Express, XGXS, SPI4.2 and other protocol layer IP. Customers can leverage CoreWare IP solutions to significantly reduce risk and turn-around times with complex SoC designs. Additionally, a dedicated worldwide IP support organization is available to assist customers in all aspects of a CoreWare SoC design.
About LSI Logic Corporation
LSI Logic Corporation focuses on the design and production of high- performance semiconductors for Consumer, Communications and Storage applications that access, interconnect and store data, voice and video. LSI Logic engineers incorporate reusable, industry-standard intellectual property building blocks that serve as the heart of leading-edge systems. LSI Logic serves its global OEM, channel and distribution customers with Platform ASICs, cell-based ASICs, standard products, host bus adapters, RAID controllers and software. In addition, the company supplies storage network solutions for the enterprise. LSI Logic is headquartered at 1621 Barber Lane, Milpitas, CA 95035. http://www.lsilogic.com .
SOURCE LSI Logic Corporation
"Safe Harbor" Statement under the Private Securities Litigation Reform Act of 1995: Statements in this press release regarding LSI Logic's business which are not historical facts are "forward-looking statements" that involve risks and uncertainties. For a discussion of such risks and uncertainties, which could cause actual results to differ from those contained in the forward-looking statements, see "Risk Factors" in the Company's Annual Report or Form 10-K for the most recently ended fiscal year.
|
Related News
- LSI Logic Offers Industry's First Synthesized ARM1026EJ-S Core at 333 MHz
- MIPS Technologies' Announces Availability of 850MHz MIPS32(R) 24KE(TM) Processor Core Family
- LSI Logic Drives High Performance Applications With Synthesized ARM1156T2-S Processor and Reference Design
- LSI Logic pushes synthesized Arm processor core to 200 MHz
- MIPS Technologies Licenses MIPS64[tm] 5Kf[tm] and MIPS32[tm]4KEc[tm] Processor Cores to LSI Logic
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |