Third-party IP: A shaky foundation for SOC design
EDN
Lawyers have labeled reusable design blocks, or cores, as IP (intellectual property), despite the fact that most electronics designers use IP to mean Internet Protocol, and most engineers prefer to describe such products as "virtual cores." Nonetheless, the use of "IP" as "intellectual property" has become prevalent, marking just one example of the confusion surrounding this segment of the electronics industry. Although many analysts and marketing professionals point to the IP market as a new phenomenon in the industry, the technology and a market for third-party, reusable IP has been around for almost 20 years. Although the IP market is growing, it suffers from a lack of business and engineering standards. The lack of standard licensing practices and quality metrics too often offsets the advantage of obtaining verified, production-ready, implementations of standard logic functions is. Yet, given the shorter development time that today's electronics market requires, the use of reliable IP saves time, decreases the size of the development team, and may increase the market life of the product.
Click here to read more ....
Related News
- Sonics' Research Reveals Dramatic Gains in Volume, Market Share, and Profits Using Third-Party Intelligent Interconnect Strategy for SoC Design
- Broad Range of Low-Cost, Third-Party Starter Kits for STM32 Microcontroller Available from STMicroelectronics
- ARM resists calls to represent third-party IP
- MIPS Technologies and Third-Party Developers of VoIP Solutions Enable Low-Cost, Multi-Channel Voice on a Single Chip
- Thirteen Third-Party IP, Design Services and EDA Tool Suppliers Announce Support of LSI Logic's Rapidchip
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
Most Popular
E-mail This Article | Printer-Friendly Page |