IBM, Sony, Toshiba tip 'Cell' processor at 90-nm


![]() ![]() | |
EE Times: Latest News IBM, Sony, Toshiba tip 'Cell' processor at 90-nm | |
Mark LaPedus (02/07/2005 2:02 PM EST) URL: http://www.eetimes.com/showArticle.jhtml?articleID=59301581 | |
SAN FRANCISCO — At the International Solid State Circuits Conference (ISSCC) on Monday (Feb. 7), IBM Corp., Sony Corp., Sony Computer Entertainment Inc., and Toshiba Corp. disclosed more details of the long-awaited "Cell" processor. A team of IBM, Sony, and Toshiba have collaborated on the development of the "Cell" microprocessor at a joint design center established in Austin, Texas, since March 2001. The device is aimed for entertainment and media applications — at speeds up to 10 times the performance of the latest PC processors. Built around IBM's Power RISC-based processor technology, the "Cell" features a multicore architecture that provides clock speeds greater than 4-GHz. The prototype "Cell" chip is 221-mm2 device. It integrates 234 million transistors and is fabricated with 90-nanometer silicon-on-insulator (SOI) and low-k dielectrics technologies. A key to the architecture is the so-called Synergistic Processor Element (SPE), which is a SIMD-based technology. "The SPE can issue up to two instructions per cycle to seven execution units organized in two execution pipelines," according to a paper presented by the developers of "Cell." It is said to support multiple operating systems, such as Linux, real-time operating systems and guest operating systems for specific applications simultaneously. Initial production of "Cell" microprocessors is expected to begin at IBM's 300-mm wafer fabrication facility in East Fishkill, N.Y., followed by Sony's Nagasaki Fab, this year.
| |
All material on this site Copyright © 2005 CMP Media LLC. All rights reserved. Privacy Statement | Your California Privacy Rights | Terms of Service | |

Related News
- IBM, Chartered Select Synopsys' Hi-Speed USB 2.0 and OTG PHYs for Their 90-nm Process Platform
- Mosis offers IBM 90-nm process on MPW
- Philips delivers industry's most advanced 90-nm ARM9 microcontroller
- ARM Completes Prototype Demonstration And Operational Testing Of ARM7TDMI Processor Based On ASPLA 90-nm
- Altera Demonstrates 90-nm Leadership by Shipping World's Highest-Density, Highest-Performance FPGA
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |