English
ASIC Design Time to Match FPGA, Says LSI Logic
By Richard Wilson -- Electronics Weekly, 2/10/2005
LSI Logic is bidding to match the short design cycles typically achieved with FPGAs with its low cost platform ASIC products, the company says.
Compared with the design cycle for full custom ASICs of a year or more, the company claims to turn a platform ASIC design around in under three months. "Ten weeks is the target, the same as with FPGAs, and we are about there," Wilf Corrigan, CEO of LSI Logic, told Electronics Weekly.
Related News
- LSI Logic’s new RapidWorx design system accelerates time-to-market for RapidChip ASIC platform
- Aldec shortens time of ASIC design prototype bring-up in FPGA with HES-DVM Proto mode
- Xilinx Delivers the Industry's First 4M Logic Cell Device, Offering >50M Equivalent ASIC Gates and 4X More Capacity than Competitive Alternatives
- Innovative Logic announces to expand their services to embedded customers
- Enhanced RapidWorx(TM) Design Kit From LSI Logic Accelerates Time to Revenue for SoC Designs
Breaking News
- Micon Global and Silvaco Announce New Partnership
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
Most Popular
|
E-mail This Article | 
|
|
Printer-Friendly Page |