Xilinx Spartan-3 And Virtex-II Pro FPGAs Win Multiple Designs In Mangrove MPLS Platforms
SAN JOSE, Calif., February 22, 2005 Xilinx, Inc., (NASDAQ: XLNX), the world's leading programmable logic supplier, today announced that Mangrove Systems, a leading provider of metro and access network infrastructure, has selected Xilinx 90nm cost-optimized Spartan-3™ and industry-leading Virtex-II Pro FPGA devices for use in its latest Piranha and Barracuda MetroMPLS (Multiprotocol Label Switching) Platforms. Combining Metro Ethernet Forum services, MPLS pseudowires, multi-service support and new efficient data-over-transport standards, the Mangrove product family enable carriers to transform existing SONET and SDH infrastructure into efficient, packet-aware metro and access networks.
Mangrove selected Spartan-3 FPGAs based on an exhaustive evaluation that covered price, performance, packaging that included high I/O count and density along with vendor commitment. Mangrove also chose Xilinx Virtex-II Pro FPGAs with embedded PowerPC processor and Multi Gigabit Transceivers (MGTs) for control plane functions and backplane interconnect.
Mangrove engineers optimized the use of a single design platform, Xilinx ISE (Integrated Software Environment) 6.3i, allowing easy portability of projects between their various design teams. Xilinx ISE design tools are optimized to make very efficient use of internal device features, significantly reducing overall development costs and time-to-market.
"The incorporation of Xilinx technology into our MetroMPLS platforms has enabled Mangrove to raise the bar on performance and define a new level of integration for the Metro and Access infrastructure," said Jonathan Reeves, Mangrove president and CEO. "The deployment of Fiber to the Home and migration to 3G wireless infrastructures requires higher bandwidth solutions at lower price points both of which the Xilinx technology helps us to achieve."
About Xilinx FPGAs
The 90nm Spartan-3 platform is the world's lowest-cost FPGA offering unrivaled price points with more density and performance features than any other device in its class. Spartan-3 devices feature an industry-leading combination of block and distributed RAM, up to 784 I/Os, MicroBlaze 32-bit RISC soft processors and XtremeDSP functionality with dedicated 18x18 multipliers that deliver up to 330 billion multiply and accumulates (MACs) per second.
Xilinx Virtex-II Pro and Virtex-4 devices are the only FPGAs in the industry to offer integrated PowerPC embedded technology and 3.125 Gbps serial transceivers. Announced Fall 2004, the Xilinx Virtex-4 family delivers more options, higher performance and lower power than any other FPGA family available today.
About Mangrove Systems
Mangrove Systems, founded in 2002, continues to develop an expanding family of innovative MetroMPLS™ Access and Switching platforms that bridge the divide between today's TDM-based access and metro network and the rapidly evolving MPLS core. Mangrove's MetroMPLS is the first solution to enable end-to-end MPLS networking. Mangrove Systems is located in Wallingford, CT. For more information visit www.mangrovesystems.com.
Xilinx is the worldwide leader in complete programmable logic solutions. For more information, visit www.xilinx.com.
|
Xilinx, Inc. Hot IP
Related News
- Xilinx Virtex-II Pro FPGAs Enable Pandora's Newest 3-D Colour Cube
- Panasonic Chooses Xilinx Virtex-4 And Spartan-3 FPGAs For Professional Broadcast High Definition Camera-Recorder
- Xilinx Announces Free Configurable PCS Reference Design For Use With Virtex-II Pro Platform FPGAs
- Xilinx Ships Industry's Only Complete RapidIO Solution For Virtex-II Pro Series FPGAs
- Apache and Xilinx Unveil Unique Signal Integrity Analysis Tool for Virtex-II Pro Based Multi-Gigabit Serial I/O Designs
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |