English
Altera rolls out 10 cores for comms system market
 |
Altera rolls out 10 cores for comms system market
By Michael Santarini, EE Times
January 29, 2001 (11:08 a.m. EST)
URL: http://www.eetimes.com/story/OEG20010129S0031
Altera Corp. (San Jose) has announced the first fruits of its acquisition of intellectual-property vendor DesignPro (Ottawa): 10 cores that target the communications system market.
The cores include an asynchronous transfer mode cell; Point-to-Point Protocol packet and Sonet/synchronous digital hierarchy framers for transmission systems with data rates of up to 622 Mbits/second (STS-12c/STM-4); a clear-channel T3 framer; and a T3 mapper to Sonet (STS-1).
Participants in the Altera Megafunction Partners Program offer similar cores. But according to Andrew Bunsick, senior product-marketing engineer, Altera's cores have been optimized for its Apex devices and can be mixed and matched to create complete solutions.
Users can assemble the cores to carry ATM cells or PPP packets over any transmission medium or to carry T3 signals over a Sonet/SDH optical network.
The Sonet/SDH, ATM cell, PPP packet and T3 framing and mapping can all be configured with Altera's MegaWizard graphical user interface, which lets users adjust the cores for optimal performance and area.
The company claims users can implement a PPP packet processor at 622 Mbits/s in 50 percent of an Apex 20K60E device, for a solution costing less than $10.
Prices are $31,995 for the Sonet STS-1 framer, $33,995 for the Sonet/SDH STS-3c/STM-1 framer, $33,995 for the Sonet/SDH STS-3/AU-4 framer and $49,995 for the Sonet/SDH STS-12c/STM-4 framer.
The ATM cell processor at 155 Mbits/s is $15,995 ($23,995 for 622 Mbits/s). The 155-Mbit/s PPP packet processor is available for $12,995 ($19,995 for 622 Mbits/s). The T3 framer is priced at $19,995 and the T3 mapper for $21,995.
The cores are available with user guides. Customers can evaluate the cores free via Altera's OpenCore feature, available at www.altera.com/IPmegastore.
Related News
- Actel Rolls Out Industry's First FPGA-Based System Management for MicroTCA Market
- Altera Rolls Out New, Easy-To-Use Arria V Early Power Estimator Tool
- SpringSoft Rolls Out Advanced Technology Platform for Certitude Functional Qualification System
- Altera Rolls Out Production Shipments of Low-Cost, Low-Power Cyclone IV FPGAs
- NEC Electronics Rolls Out USB 3.0 SOC Design Solution to Speed Customer Time to Market
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |