Altera rolls out 10 cores for comms system market
Altera rolls out 10 cores for comms system market
By Michael Santarini, EE Times
January 29, 2001 (11:08 a.m. EST)
URL: http://www.eetimes.com/story/OEG20010129S0031
Altera Corp. (San Jose) has announced the first fruits of its acquisition of intellectual-property vendor DesignPro (Ottawa): 10 cores that target the communications system market.
The cores include an asynchronous transfer mode cell; Point-to-Point Protocol packet and Sonet/synchronous digital hierarchy framers for transmission systems with data rates of up to 622 Mbits/second (STS-12c/STM-4); a clear-channel T3 framer; and a T3 mapper to Sonet (STS-1).
Participants in the Altera Megafunction Partners Program offer similar cores. But according to Andrew Bunsick, senior product-marketing engineer, Altera's cores have been optimized for its Apex devices and can be mixed and matched to create complete solutions.
Users can assemble the cores to carry ATM cells or PPP packets over any transmission medium or to carry T3 signals over a Sonet/SDH optical network.
The Sonet/SDH, ATM cell, PPP packet and T3 framing and mapping can all be configured with Altera's MegaWizard graphical user interface, which lets users adjust the cores for optimal performance and area.
The company claims users can implement a PPP packet processor at 622 Mbits/s in 50 percent of an Apex 20K60E device, for a solution costing less than $10.
Prices are $31,995 for the Sonet STS-1 framer, $33,995 for the Sonet/SDH STS-3c/STM-1 framer, $33,995 for the Sonet/SDH STS-3/AU-4 framer and $49,995 for the Sonet/SDH STS-12c/STM-4 framer.
The ATM cell processor at 155 Mbits/s is $15,995 ($23,995 for 622 Mbits/s). The 155-Mbit/s PPP packet processor is available for $12,995 ($19,995 for 622 Mbits/s). The T3 framer is priced at $19,995 and the T3 mapper for $21,995.
The cores are available with user guides. Customers can evaluate the cores free via Altera's OpenCore feature, available at www.altera.com/IPmegastore.
Related News
- Actel Rolls Out Industry's First FPGA-Based System Management for MicroTCA Market
- Altera Rolls Out New, Easy-To-Use Arria V Early Power Estimator Tool
- SpringSoft Rolls Out Advanced Technology Platform for Certitude Functional Qualification System
- Altera Rolls Out Production Shipments of Low-Cost, Low-Power Cyclone IV FPGAs
- NEC Electronics Rolls Out USB 3.0 SOC Design Solution to Speed Customer Time to Market
Breaking News
- Baya Systems Raises $36M+ to Propel AI and Chiplet Innovation
- Andes Technology D45-SE Processor Achieves ISO 26262 ASIL-D Certification for Functional Safety
- VeriSilicon and Innobase collaboratively launched second-generation Yunbao series 5G RedCap/4G LTE dual-mode modem IP
- ARM boost in $100bn Stargate data centre project
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
E-mail This Article | Printer-Friendly Page |