Multi-Video-Source Multiplexing Serial Video Transmitter for MIPI CSI2
Synopsys and Hitachi Demonstrate 3Gb/s SATA II Interoperability Between DesignwWare SATA Host IP Core and Deskstar Hard Drive
Synopsys' silicon-proven SATA Host Controller core supports both the first (1.5Gb/s) and second (3.0Gb/s) generation versions of the SATA standard. The core also supports ATAPI-7 and native command queuing (NCQ) features and is easily configured to support multiple physical layer (PHY) interfaces.
"3Gb/s hard drive transfer rates will help support the growing number of applications that stream video, music and other digital content. In enterprise environments, where SATA drives are often clustered together for nearline applications, the effect of the higher transfer rate is even more important," said Becky Smith, vice president of Marketing, Hitachi Global Storage Technologies. "We are pleased that our new Hitachi Deskstar drives are operating seamlessly with Synopsys' DesignWare SATA Host core."
"Interoperability testing is a key element of Synopsys' extensive investment in IP quality, which helps to reduce designer risk," said Guri Stark, vice president of Marketing, Synopsys Solutions Group. "Our successful testing with the 3Gb/s Hitachi Deskstar drives gives IC designers confidence that their designs implementing the DesignWare SATA Host core will work successfully with the industry's hard drive performance leaders."
Availability
The DesignWare SATA Host core is currently available. DesignWare SATA verification IP is also currently available to DesignWare Library and DesignWare Verification Library licensees at no additional charge.
Synopsys will demonstrate the DesignWare SATA Host Core at the Intel Developers Forum on March 1-3, 2005 in San Francisco, CA.
About DesignWare Cores
Synopsys' DesignWare Cores provide system designers with silicon-proven, digital and analog connectivity IP for some of the world's most recognized products including communications processors, routers, switches, game consoles, digital cameras, computers and computer peripherals. The DesignWare Cores family includes industry-leading connectivity IP such as USB 1.1, 2.0, OTG and PHYs, PCI, PCI-X®, PCI Express™, PCI Express PHY, SATA and Ethernet IP. Provided as synthesizable RTL source code or in GDS format, these cores enable designers to create innovative, cost-effective systems-on-chip and embedded systems. Synopsys provides flexible licensing options for the DesignWare Cores. Each core can be licensed individually, on a fee-per-project basis, or users can choose to license all of its cores under one simple agreement. For a complete directory of Synopsys IP visit: www.synopsys.com/ipdirectory
About Synopsys
Synopsys, Inc. is a world leader in EDA software for semiconductor design. The company delivers technology-leading semiconductor design and verification platforms and IC manufacturing software products to the global electronics market, enabling the development and production of complex systems-on-chips (SoCs). Synopsys also provides intellectual property and design services to simplify the design process and accelerate time-to-market for its customers. Synopsys is headquartered in Mountain View, California and has offices in more than 60 locations throughout North America, Europe, Japan and Asia. Visit Synopsys online at http://www.synopsys.com.
Synopsys and DesignWare are registered trademarks of Synopsys, Inc. All other trademarks or registered trademarks mentioned in this release are the intellectual property of their respective owners.
|
Synopsys, Inc. Hot IP
Synopsys, Inc. Hot Verification IP
Related News
- Synopsys and Mellanox Demonstrate Complete PCI Express 4.0 Host and Device System Interoperability
- STMicroelectronics and Synopsys Demonstrate Interoperability of Their SATA IP Cores for 90nm Technology
- Arasan to demonstrate its I3C Host and Device IP and participate at the I3C Interoperability Session at the 2018 MIPI Devcon in Seoul
- Mellanox and Synopsys Demonstrate Industry's First PCIe 4.0 Interoperability
- Synopsys Reduces IP Integration Risk With Extensive SATA-IO Interoperability Testing
Breaking News
- Baya Systems Raises $36M+ to Propel AI and Chiplet Innovation
- Andes Technology D45-SE Processor Achieves ISO 26262 ASIL-D Certification for Functional Safety
- VeriSilicon and Innobase collaboratively launched second-generation Yunbao series 5G RedCap/4G LTE dual-mode modem IP
- ARM boost in $100bn Stargate data centre project
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
E-mail This Article | Printer-Friendly Page |