Tower aims to ship ICs made on 130-nm process in 2005
EE Times: Latest News Tower aims to ship ICs made on 130-nm process in 2005 | |
Peter Clarke (03/07/2005 4:35 AM EST) URL: http://www.eetimes.com/showArticle.jhtml?articleID=60406691 | |
LONDON — The 130-nanometer manufacturing process technology acquired from Motorola Inc. by foundry Tower Semiconductor Ltd. (Migdal Haemek, Israel) is running in Tower's Fab2 200-mm wafer fab and Tower is working with a lead customer on design of two integrated circuits making use of the process. "Yes it is running in the line and we are gearing up for pre-production," Doron Simon, vice president of marketing for Tower Semiconductor and president of the foundry's U.S. subsidiary, told Silicon Strategies in an interview. Motorola Inc.'s chip unit, now called Freescale Semiconductor Inc., licensed its 130-nm process technology to Tower several years ago but the process now looks set to yield commercial chips for Tower before the end of 2005. Simon would not name the customer that has agreed to be the "pipe-cleaner" for Tower on 0.13-micron. "We have a design started with a key partner but the partner doesn't have silicon yet. It is an ASIC logic chip with some analog. There is a second generation product which does have some embedded non-volatile memory," Simon said. When asked when Tower would start getting commercial return on the leading edge process Simon said: "By the end of 2005 we expect to be in commercial production, if the customer keeps up the pace of development." Simon said that when proving a process out with a lead customer a foundry is dependent on the timetable of that customer.
| |
All material on this site Copyright © 2005 CMP Media LLC. All rights reserved. Privacy Statement | Your California Privacy Rights | Terms of Service | |
Related News
- Synopsys DesignWare USB 2.0 NanoPHY and PCI Express PHY IP Achieve Compliance in SMIC's 130-NM Process Technology
- Synopsys Releases Mixed-Signal PHY IP for SMIC 130-nm Process
- Nurlogic moves libraries to IBM 130-nm foundry process
- SkyWater Announces Availability of Cadence Open-Source PDK and Reference Design for SkyWater's 130 nm Process
- TSMC weighs pain versus gain in 130-nm technology
Breaking News
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- YorChip announces patent-pending Universal PHY for Open Chiplets
- PQShield announces participation in NEDO program to implement post-quantum cryptography across Japan
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Altera Launches New Partner Program to Accelerate FPGA Solutions Development
- Electronic System Design Industry Posts $5.1 Billion in Revenue in Q3 2024, ESD Alliance Reports
- Breaking Ground in Post-Quantum Cryptography Real World Implementation Security Research
- YorChip announces patent-pending Universal PHY for Open Chiplets
E-mail This Article | Printer-Friendly Page |