Arithmatica IP selected by Xilinx for Virtex-4 XtremeDSP(TM) Slice
MENLO PARK, Calif. – Mar. 15 , 2005 – Arithmatica, Inc., the silicon math company, today announced that Xilinx, Inc. has deployed Arithmatica’s CellMath™ IP in its Virtex-4 SX55 FPGA – the world's fastest and lowest-power FPGA for digital signal processing (DSP) applications. The SX55 device delivers 256 billion multiply-and-accumulate per second (MAC/s) processing performance, nearly three times more than any other FPGA. The SX55, with 512 XtremeDSP™ Slices, is the highest-performance member of the SX family. All of the available Virtex-4™ FPGA family members include some number of XtremeDSP Slices and each has benefited from the joint design collaboration effort between Xilinx and Arithmatica.
According to Brent Przybus, Sr. Manager of product marketing for the Advanced Products Group at Xilinx, “The power and versatility of CellMath IP made it an ideal choice for Virtex-4 signal processing solutions. Many of our customers are trying to solve very complex signal processing challenges such as those associated with base stations and software defined radio (SDR) and these require the highest performance at the lowest per function power consumption.”
With up to 512 XtremeDSP Slices operating at 500MHz, designers now can implement hundreds of IF-to-baseband down-conversion channels, 128X chip-rate processing for 3G spread spectrum systems, and high-definition H.264 and MPEG-4 encode/decode algorithms, while using just 10 percent of the power consumption of previous FPGA DSP implementations.
Dave Burow, Chairman of the Board at Arithmatica said, “With Virtex-4, Xilinx allows designers to meet the demanding performance requirements of next-generation communications and media processing systems while retaining all of the development cost, flexibility and time to market advantages of FPGA, We’re pleased that Xilinx chose Arithmatica as a technology and development partner.”
About Arithmatica
Arithmatica is the first company focused solely on using advances in silicon math to increase speed and/or lower costs for math-intensive ICs, such as 3D graphics accelerators, high-speed communications channels, and processors. Its unique IP provides significant improvement to licensees’ arithmetic IC circuits. Arithmatica is headquartered in Menlo Park, Calif., with a research and development center near Oxford, UK. For further information, please visit: www.arithmatica.com.
# # # #
Note to Editors: Arithmatica, the Arithmatica logo and CellMath are trademarks of Arithmatica, Inc. All other trademarks and registered trademarks belong to their respective companies.
|
Related News
- Tensilica Adds Support for High-Speed, Hardware-Based Processor Simulations Using Avnet’s Xilinx Virtex-4 LX200 Development Kit
- Xilinx Expands Reach in Aerospace and Defense Market with Virtex-4 QPro Product Family
- Xilinx Announces Immediate Availability of Virtex-4 FX Based Development Platform
- PLDA's XpressFX Prototyping Platform, Based on the Xilinx Virtex-4 FX FPGA, Achieves Record Sales
- Panasonic Chooses Xilinx Virtex-4 And Spartan-3 FPGAs For Professional Broadcast High Definition Camera-Recorder
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |