Fabless firms outpace IDMs in costs, gross margins
![]() | |
EE Times: Fabless firms outpace IDMs in costs, gross margins | |
(03/16/2005 2:57 PM EST) URL: http://www.eetimes.com/showArticle.jhtml?articleID=159901014 | |
SAN JOSE, Calif. Fabless chip makers in the "core silicon space" are enjoying lower costs and much higher gross margins than their integrated device manufacturing (IDM) counterparts, according to a report from iSuppli Corp. In the market for core silicon of which iSuppli (El Segundo) defines as consisting of application specific integrated circuits (ASICs), application specific standard products (ASSPs) and programmable logic devices (PLDs) fab ownership no longer appears to be a prerequisite for success. "In fact, with the transition to 90-nm silicon built on 300-mm wafers, fabless core-logic suppliers will enjoy some added benefits that will propagate throughout their financial results, from increased sales to higher margins," according to iSuppli. "Integrated device manufacturers (IDMs) and foundries will benefit as well, but likely to a somewhat lesser extent." iSuppli compared the gross margin performance by four fabless core-silicon providers Altera, Broadcom, Qualcomm and nVidia with two IDMs, STMicroelectronics and LSI Logic. Taiwan Semiconductor Manufacturing Co. Ltd., the leading foundry, is also included for comparison purposes. In general, the fabless companies show substantially higher gross margins than the IDMs. This margin gap reflects the fact that a finished semiconductor product is really the sum of many smaller products, including the intellectual property (IP). "The value of this IP is usually much higher in core silicon applications than the chip itself and other physical components such as packaging and test, and consequently commands a higher margin," according to iSuppli.
| |
- - | |
Related News
Breaking News
- Siemens delivers certified and automated design flows for TSMC 3DFabric technologies
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |