Top Story
The semiconductor industry is commoditizing with opportunities to differentiate being few and far between. As the fabless companies jostle and compete for market positioning and market share, they are subject to the larger trends that transact in the fabless supply-chain world.
Top Story
Unicorn announces the investment of US$190 million to acquire a 75% equity stake in Open-Silicon. Unicorn is partnering with Open-Silicon’s senior management team to fulfill the company’s next phase of growth, which includes global expansion.
Top Story
Sidense today announced that its one-time programmable (OTP) technology is available on Semiconductor Manufacturing International Corporation’s (SMIC) 180nm and 90nm processes.
Top Story
Infineon today announced an agreement with IBM to broaden the availability of Infineon's proven, high-volume Embedded Flash process. Infineon's 130nm Embedded Flash technology will be licensed to IBM and will be available for new chip designs manufactured by IBM in North America.
Top Story
Altera today announced that all eight members of its low-power, low-cost Cyclone® III family of 65-nm FPGAs are now shipping in production quantities.
Top Story
Wipro-NewLogic is announcing that its WiLD IP VD4 reference platform has been Wi-Fi CERTIFIED for IEEE802.11a, IEEE802.11b, IEEE802.11g, WPA - Personal, WPA2 - Personal, WMM, IEEE 802.11d and IEEE 802.11h.
Top Story
ChipX today announced the successful implementation of a complex, 10 million gate design for pattern recognition using Recognetics' neural network technology.
Top Story
Configurable cores and subsystems developer ARC International (St. Albans, England) has developed and is refining a systems development platform that it says will change the way mobile multimedia systems are being designed.
Top Story
The Arasan 10/100 Ethernet Solution provides all the components needed for development, from the IP core to the Verification IP, software drivers and the hardware development platform. The IP core includes RMM compliant synthesizable RTL for 10/100 Media Access Controller (MAC) Core with MII or optional RMII interface, easy-to-use test environment and synthesis scripts.
Top Story
Sun Microsystems Inc. today delivered on the commitment it made in August by providing the OpenSPARC(TM) T2 RTL (register transfer level) processor design to the free and open source community via the GPL license. The OpenSPARC T2 processor is based on the UltraSPARC(R) T2 processor, the world's fastest commodity processor with eight cores and eight threads per core running the Solaris(TM) 10 Operating System (OS).
Top Story
When intellectual property (IP) reuse entered the IC design paradigm more than ten years ago, the semiconductor industry expressed high expectations. IP reuse was indeed seen as a way to foster development productivity and output that would eventually offset the design productivity gap.
Top Story
Semiconductor intellectual property (IP) as a real market emerged about ten years ago, and although detractors said there was no money to be made in IP, this sector has outgrown both the EDA and semiconductor markets.
Top Story
Intel has created a new system-on-chip enablement group under Gadi Singer, a veteran executive who has led many high profile projects for the company. The move comes at a time when the company is accelerating efforts both in multicore PC processors as well as a range of SoCs for sockets outside its traditional PC markets.
Top Story
Cadence Design Systems, Inc. and ARM today announced the availability of two new implementation reference methodologies jointly developed by the companies, one for the ARM11™ MPCore™ multicore processor and the other for low-power implementation of the ARM1176JZF-S™ processor, which incorporates ARM® Intelligent Energy Manager (IEM™) technology
Top Story
AcurX-Lite readily interfaces with major CPUs and proven 3rd party IP cores for the Wireless Mobility market. The new AcurX-Lite, comes with CPU bridge, memory subsystem bridge, DMA controller bridge, power management, interrupt controller, watchdog,general-purpose timers, two UARTs, I2C, SPI master, and a real-time clock. It supports multiple CPU cores (ARM, MIPS, ARC, Tensilica), multiple memory subsystems, 3rd party (Mentor, Synopsys) PCI, USB, Ethernet, Wireless and Video IP on a single chip.
Top Story
IPextreme, Inc. today announced that the company is bringing advanced Motorola clock generation technology to market in the form of licensable semiconductor intellectual property (IP)