RT-660-FPGA DPA-Resistant Hardware Root-of-Trust Security Processor for Govt/Aero/Defense FIPS-140
Arteris IP Announces 8 New Licensees, 2 New Products in 2017
Semiconductor IP leader’s growth driven by artificial intelligence and autonomous driving systems-on-chip (SoC)
CAMPBELL, Calif. – January 17, 2018 – Arteris IP, the innovative supplier of silicon-proven commercial system-on-chip (SoC) interconnect IP, today announced that it added eight new licensees for Arteris Ncore and FlexNoC Interconnect semiconductor intellectual property (IP) products in 2017. Arteris IP customers added during 2017 include Chinese artificial intelligence and machine learning pioneers Cambricon and Intellifusion, IoT security and Trusted Platform Module (TPM) vendor Nationz Technologies, and five as-of-yet undisclosed customers. This trend matches previous years where Arteris added nine new licensees annually in 2014, 2015 and 2016. These new customers, and the addition of new license contracts with existing licensees, enabled Arteris IP to achieve cash flow positive operation in 2017 while investing heavily in new product development.
In addition, three major customers executed multi-year corporate contract licenses with Arteris IP. These strategic relationships are an indication of the central role of Arteris interconnect IP in the development of some of the world’s most innovative systems-on-chip, as well as an acknowledgement of the trust that the industry’s most important semiconductor companies place in Arteris.
Arteris IP R&D investments resulted in the delivery of two new interconnect IP products in 2017:
- Ncore Cache Coherent Interconnects versions 2.0 and 2.2, with Resilience (ISO 26262 functional safety), innovative configurable cache options, and 0 to 16 cache coherent ports
- PIANO 2.2 timing closure assistance with architectural floorplan generation, production floorplan input and editing, enhanced automatic pipeline insertion, and early access cache coherency support
Furthermore, Arteris IP delivered FlexNoC non-coherent Interconnect version 3.5 with increased performance, allowing customers to tape out SoCs with interconnects running at 2 GHz frequency, and higher.
Organizationally, Arteris IP added Ty Garibay as Chief Technical Officer (CTO) and expanded its engineering and customer support teams. The company also moved into its new corporate headquarters in Campbell, CA, opened a new engineering facility in Austin, and doubled the size of its Paris office.
“Arteris IP bookings reached the highest level in company history in 2017,” said K. Charles Janac, President and CEO of Arteris IP. “Our delivery of interconnect technology for resilient autonomous systems has supported our customers in delivering mission-critical electronics for markets such as automotive ADAS, drones and other autonomous vehicles – among other applications. We are particularly pleased with the adoption of our products by deep learning SoC customers in China.”
About Arteris IP
Arteris IP provides system-on-chip (SoC) interconnect IP to accelerate SoC semiconductor assembly for a wide range of applications from automobiles to mobile phones, IoT, cameras, SSD controllers, and servers for customers such as Samsung, Huawei / HiSilicon, Mobileye (Intel), Altera (Intel), and Texas Instruments. Arteris IP products include the Ncore cache coherent and FlexNoC non-coherent interconnect IP, as well as optional Resilience Package (functional safety) and PIANO automated timing closure capabilities. Customer results obtained by using the Arteris IP product line include lower power, higher performance, more efficient design reuse and faster SoC development, leading to lower development and production costs. For more information, visit www.arteris.com or find us on LinkedIn at https://www.linkedin.com/company/arteris.
|
Arteris Hot IP
Related News
- Arasan refreshes its Total USB IP Solution with its next generation of USB 2.0 PHY IP
- Arasan announces its 2'nd Generation of CAN IP
- Faraday Reports Third Quarter 2021 Revenues at NT$2,218 Million, Up 31% QoQ
- GUC Announces Industry Highest Bandwidth and Power Efficient Die-to-Die (GLink 2.0) Total Solution
- Faraday Accelerates Software Development for IIoT ASIC with SoReal! 2.0 Virtual Platform
Breaking News
- Silicon Proven AV1 Decoder IP with support for 12-bit pixel size and 4:4:4 Chroma Sub-Sampling Released by Allegro DVT
- Cadence Enables Next-Gen AI and HPC Systems with Industry's Fastest HBM4 12.8Gbps IP Memory System Solution
- S2C and Andes Technology Announce FPGA-Based Prototyping Partnership to Accelerate Advanced RISC-V SoC Development
- PQShield launches UltraPQ-Suite for deeply specialized implementations of post-quantum cryptography
- Andes Technology and Imagination Technologies Showcase Android 15 on High-Performance RISC-V Based Platform
Most Popular
- Certus Semiconductor Joins TSMC IP Alliance Program to Enhance Custom I/O and ESD Solutions
- Cadence to Acquire Arm Artisan Foundation IP Business
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New Breakthroughs in China's RISC-V Chip Industry
- Ceva Neural Processing Unit IP for Edge AI Selected by Nextchip for Next-Generation ADAS Solutions
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |