Credo Demonstrates Robust, Low-Power 112G PAM4 Solutions at OFC 2018
Accelerating End-to-End 112G HyperScale Cloud Connectivity
San Diego, CA -- March 12, 2018 – Credo, a global innovation leader in Serializer-Deserializer (SerDes) technology, today announced it will conduct optical and electrical demonstrations utilizing its low power, high performance 112Gbps (G) PAM4 SerDes technology and solutions at the 2018 Optical Networking and Communication Conference (OFC). The 112G SerDes technology was developed in mature TSMC process technologies. For 112G per lambda optical connectivity (i.e., DR1, DR4, FR1,FR4), Credo has delivered product solutions in TSMC 28nm. For 112G electrical VSR and LR reaches, Credo has delivered the solutions in TSMC 16nm. The conference starts today at the San Diego Convention Center, with exhibits taking place March 13–15.
“Credo’s ability to deliver leading edge performance at the industry’s lowest power in mature TSMC process nodes enables rapid time-to-market at a cost structure that will accelerate the transition to the 112G connectivity radix,” said Jeff Twombly, vice president of business development at Credo. “hyperscale cloud providers want to move to single lane rate 112G connectivity as soon as possible. We are aggressively working with strategic ecosystem partners for 2019 trials which will enable production scale ramping in 2020.”
“112G SerDes is a critical technology for the networking space. It will enable next generation 400 Gbps and 800 Gbps switching platforms in the data center for the cloud hyperscalers and become an important technology for datacenter interconnect, enterprise, and service provider markets, “ said Alan Weckel founder of 650 Group. “With market shipments of 56G SerDes in 2018, the market will see 112G SerDes based products by 2020 which we believe will help propel the data center switching forward in the next decade.”
Credo will demonstrate it’s 28nm 112G PAM4 DR1 device (CMX125100KP) in a full TOSA-ROSA optical link demonstration on the show floor in the Keysight booth #2501.
Credo’s 112G PAM4 electrical reach demonstrations will be on the show floor in the OIF booth #5525.
OIF Delivers on Another Industry First!
OIF member companies have teamed up to demonstrate significant progress in delivering an interoperable ecosystem of suppliers and solutions for critical market needs:
- FlexE (Flex Ethernet)
- 112 Gbps / lane live electrical signaling
- End to End (host to host) optical link using electrical 56 Gbps VSR, included in newly released CEI 4.0
Live interoperability demonstrations will be on display March 13-15, 2018 at OFC in San Diego, CA at OIF Booth #5525. Additional information can be found at http://www.oiforum.com/meetings-and-events/oif-ofc-2018
About Credo
Credo is a leading provider of high performance, mixed-signal semiconductor solutions for the data center, enterprise networking and high performance computing markets. Credo's advanced Serializer-Deserializer (SerDes) technology delivers the bandwidth scalability and end-to-end signal integrity for next generation platforms requiring single-lane 25G, 50G, and 100G connectivity. The company makes its SerDes available in the form of Intellectual Property (IP) licensing on the most advanced processing nodes and with complementary product families focused on extending reach and multiplexing to higher data rates: www.credosemi.com
|
Credo Semiconductor Hot IP
Related News
- Credo Demonstrates Robust 112G PAM4 Single Lane Electrical SerDes Techology at DesignCon 2018
- Credo Demonstrates 112G PAM4 and 56G PAM4 SerDes IP Solutions at TSMC 2018 Technology Symposium
- Credo Demonstrates Robust 200G & 400G Connectivity Product Solutions at Computex 2018
- Credo Demonstrates Single-Lane 112G and 56G PAM4 SerDes IP Solutions at TSMC 2017 OIP Ecosystem Forum
- Credo Unveils Robust Portfolio of 56G and 112G PAM-4 PHY Connectivity Solutions
Breaking News
- Silicon Proven AV1 Decoder IP with support for 12-bit pixel size and 4:4:4 Chroma Sub-Sampling Released by Allegro DVT
- Cadence Enables Next-Gen AI and HPC Systems with Industry's Fastest HBM4 12.8Gbps IP Memory System Solution
- S2C and Andes Technology Announce FPGA-Based Prototyping Partnership to Accelerate Advanced RISC-V SoC Development
- PQShield launches UltraPQ-Suite for deeply specialized implementations of post-quantum cryptography
- Andes Technology and Imagination Technologies Showcase Android 15 on High-Performance RISC-V Based Platform
Most Popular
- Certus Semiconductor Joins TSMC IP Alliance Program to Enhance Custom I/O and ESD Solutions
- Cadence to Acquire Arm Artisan Foundation IP Business
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New Breakthroughs in China's RISC-V Chip Industry
- Ceva Neural Processing Unit IP for Edge AI Selected by Nextchip for Next-Generation ADAS Solutions
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |