GNSS (GPS, Galileo, GLONASS, Beidou3, QZSS, SBAS) Ultra-low power RF Receiver IP
Rambus takes aim at ARM in IoT security
May 21, 2018 // By Nick Flaherty, eeNews
Rambus has moved from being a patent and technology licensing company to a product and now an IoT services company that wants to take on ARM. Nick Flaherty talks to Jerome Nadel, the chief marketing officer, on where the company is heading, from cold computing to secure tokens.
"Rambus has had a very interesting history, with billions of dollars flowed in through high value licensing with the first versions of the company, you might call them Rambus 1.0 and 2.0,” said Jerome Nadel, senior vice president and CMO of Rambus. “The thing that held these technologies together was a licensing platform, from LED lighting to differential power analysis.”
It started out with high speed serial interface designs that were patented and the patents and technology licensed to a wide range of customers. Other technologies were then added to the licensing platform, creating a disparate set to IP. Acquisitions for Memory and Interface division and Rambus Security included the memory interconnect technology from Inphi that has been used to develop a family of buffer chips, as well as the Snowbush serial/deserialization IP from Semtec that is now used for GDDR6 graphics chip interfaces.
E-mail This Article | Printer-Friendly Page |
|
Related News
- Interview: Arm's SystemReady 2.0 to Secure IoT Devices
- Rambus Expands Industry-Leading Security IP Portfolio with Arm CryptoCell and CryptoIsland IP
- Kyocera Selects Rambus for IoT Security
- Renesas Launches Arm Cortex-M33-based RA6M4 MCU Group with Superior Performance and Advanced Security for IoT Applications
- Renesas Electronics Unveils RA Family of 32-Bit Arm Cortex-M Microcontrollers with Superior Performance and Advanced Security for Intelligent IoT Applications
Breaking News
- RISC-V in AI and HPC Part 2: Per Aspera Ad Astra?
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Creonic Introduces Doppler Channel IP Core
- Chip Interfaces Successfully Completes Interlaken IP Interoperability Test with Cadence 112G Long-Reach PHY
- RISC-V in AI and HPC Part 2: Per Aspera Ad Astra?
Most Popular
- Imagination pulls out of RISC-V CPUs
- Eighteen New Semiconductor Fabs to Start Construction in 2025, SEMI Reports
- BrainChip Brings Neuromorphic Capabilities to M.2 Form Factor
- RISC-V in AI and HPC Part 1: Per Aspera Ad Astra?
- Chip Interfaces Successfully Completes Interlaken IP Interoperability Test with Cadence 112G Long-Reach PHY