Wally Rhines: Deep Learning Will Drive Next Wave of Chip Growth
Nitin Dahad, EEtimes
6/8/2018 00:01 AM EDT
MUNICH — Count Wally Rhines, semiconductor industry veteran and long-time CEO of Mentor Graphics, among the many who believe that deep-learning hardware will drive the next wave of growth for the semiconductor industry.
Speaking at the GSA European Executive Forum here this week, Rhines added that memory will continue to be a key driver of the chip industry going forward. Despite the volatility of the semiconductor industry, R&D investment continues to be around 14% of revenue as it has been for the last 36 years, Rhines said, dismissing arguments put forth by some that there isn’t enough being ploughed back into R&D to maintain sustained growth.
On growth, we should be watching out for China, and a lot of growth will come from visual processing for AI applications, Rhines said.
E-mail This Article | Printer-Friendly Page |
Related News
- Wave Computing and Sonics to Present on Deep Learning Technology At ML DevCon
- M31 Q1 Revenue Increases 9.3% YoY, Advanced Processes Drive QoQ Growth
- New Wave Design and Verification Announces Strategic Brand Evolution to Sharpen Focus on Innovation and Growth
- Neurxcore Introduces Innovative NPU Product Line for AI Inference Applications, Powered by NVIDIA Deep Learning Accelerator Technology
- Syntiant's Deep Learning Computer Vision Models Deployed on Renesas RZ/V2L Microprocessor
Breaking News
- RISC-V in AI and HPC Part 2: Per Aspera Ad Astra?
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Creonic Introduces Doppler Channel IP Core
- Chip Interfaces Successfully Completes Interlaken IP Interoperability Test with Cadence 112G Long-Reach PHY
- RISC-V in AI and HPC Part 2: Per Aspera Ad Astra?
Most Popular
- Imagination pulls out of RISC-V CPUs
- Eighteen New Semiconductor Fabs to Start Construction in 2025, SEMI Reports
- BrainChip Brings Neuromorphic Capabilities to M.2 Form Factor
- RISC-V in AI and HPC Part 1: Per Aspera Ad Astra?
- Chip Interfaces Successfully Completes Interlaken IP Interoperability Test with Cadence 112G Long-Reach PHY