Xiphera expands its AEAD portfolio
The launch of two IP cores adds support for the popular ChaCha20-Poly1305 AEAD scheme
October 25, 2021 -- Authenticated encryption (AE) with Associate Data (AD) schemes are used to protect simultaneously both the confidentiality and authenticity of data. The most popular AEAD scheme is arguably AES-GCM, but an alternative AEAD scheme called ChaCha20-Poly1305 has grown in popularity lately.
ChaCha20-Poly1305 is formally defined in RFC 8439, and it combines the ChaCha20 stream cipher with the Poly1305 message authentication code. Like all AEAD schemes, ChaCha20-Poly1305 protects both confidentiality and integrity with a single primitive.
ChaCha20-Poly1305 is used in many protocols including TLS 1.3 as an alternative algorithm to AES-GCM. Furthermore, ChaCha20-Poly1305 is the only accepted cipher in WireGuard, a modern VPN protocol.
Xiphera has expanded its AEAD portfolio by adding two Intellectual Property (IP) cores, XIP2113B and XIP2113H, to support ChaCha20-Poly1305 in addition to AES-GCM.
"AEAD schemes are used extensively in modern communications protocols, and a concrete use case is to authenticate the entire message to prevent tampering, but to send the header in cleartext as Associated Data, and encrypt only the message payload. By adding support for ChaCha20-Poly1305, we complement our already existing AES-GCM solutions in our AEAD portfolio", says Kimmo Järvinen, Co-founder and CTO of Xiphera.
As an example of the technical features of Xiphera's ChaCha20-Poly1305 IP cores, the performance-optimised version XIP2113H achieves an encryption/decryption throughput of almost 50 Gbps for a single stream in high-end FPGAs, and even higher throughput rates are possible by instantiating the IP core in parallel.
For more information, visit the product pages for the balanced version XIP2113B and the high-speed version XIP2113H. You can also view and download the product briefs for XIP2113B and XIP2113H.
Read more about ChaCha20-Poly1305 and see more of the solutions of this product family from our Block/stream ciphers pages. Don’t hesitate to contact us.
|
Xiphera Ltd. Hot IP
Related News
- Xiphera expands its Advanced Encryption Standard portfolio
- Omni Design Technologies extends partnership with EnSilica and expands Swift™ Data Converter IP portfolio
- Cadence Delivers 13 New VIP and Expands System VIP Portfolio to Accelerate Automotive, Hyperscale Data Center and Mobile SoC Verification
- Rambus Expands Portfolio of DDR5 Memory Interface Chips for Data Centers and PCs
- Xilinx Expands 20 nm Kintex UltraScale Portfolio for the Most Demanding Data Center Acceleration, Video and Signal Processing Applications
Breaking News
- Faraday Adds QuickLogic eFPGA to FlashKit‑22RRAM SoC for IoT Edge
- Xylon Introduces Xylon ISP Studio
- Crypto Quantique announces QRoot Lite - a lightweight and configurable root-of-trust IP for resource-constrained IoT devices
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
- Silicon Proven AV1 Decoder IP with support for 12-bit pixel size and 4:4:4 Chroma Sub-Sampling Released by Allegro DVT
Most Popular
- Andes Technology and Imagination Technologies Showcase Android 15 on High-Performance RISC-V Based Platform
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- Synopsys and TSMC Usher In Angstrom-Scale Designs with Certified EDA Flows on Advanced TSMC A16 and N2P Processes
- Certus Semiconductor Joins TSMC IP Alliance Program to Enhance Custom I/O and ESD Solutions
- M31 Collaborates with TSMC to Advance 2nm eUSB2 IP Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |