Creonic Introduces 25 Gbit/s LDPC IP Core Solution for ITU G.9804.2 PON Standard
Kaiserslautern Germany -- May 10, 2023 - Creonic GmbH, a leading IP core provider in the field of satellite communications, today introduced its latest LDPC forward error correction solution for passive optical networks (PON). The ITU G.9804.2 standard targets PONs with higher speeds when compared to previous generations. It specifies the common transmission convergence (ComTC) layer.
With the release of these new IP cores, Creonic is providing its customers with a high-performance solution that meets the demands of modern passive optical communication systems.
The Creonic ITU-25G PON LDPC Encoder and Decoder work as part of the Forward Error Correction (FEC) in the ComTC layer, and support the default coding scheme LDPC (17280, 14592), along with the optional scheme LDPC (17152, 14592).
The IP cores achieve throughputs of 25 Gbit/s. By running two cores in parallel a speed of up to 50 Gbit/s can be achieved. AXI4-Stream interfaces for data and configuration allow for a seamless integration int the customer design.
The LDPC decoder and encoder IP cores are available for licensing immediately, supporting ASIC and FPGA technologies such as AMD Xilinx and Intel.
Conntact us for more information.
|
Creonic Hot IP
Related News
- Creonic GmbH Introduces Advanced 5G LDPC Encoder IP core for Enhanced Mobile Broadband Connectivity
- Creonic Introduces FEC IP Core Solution for SDA Free-Space Optical OCT V3.0 Standard
- Creonic to Supply New LDPC Decoder and Encoder IP Cores for CCSDS Standard
- LSI Introduces Its First Standard Product System-on-a-Chip for Hard Disk Drive Manufacturers
- BroadLight Leads GPON Silicon Market With 25 Design Wins for Its Industry-Leading GPON Solution; BroadLight Extends Its Leading ITU-T PON Position in North America Into Countries Around the Globe
Breaking News
- Silicon Proven AV1 Decoder IP with support for 12-bit pixel size and 4:4:4 Chroma Sub-Sampling Released by Allegro DVT
- Cadence Enables Next-Gen AI and HPC Systems with Industry's Fastest HBM4 12.8Gbps IP Memory System Solution
- S2C and Andes Technology Announce FPGA-Based Prototyping Partnership to Accelerate Advanced RISC-V SoC Development
- PQShield launches UltraPQ-Suite for deeply specialized implementations of post-quantum cryptography
- Andes Technology and Imagination Technologies Showcase Android 15 on High-Performance RISC-V Based Platform
Most Popular
- Certus Semiconductor Joins TSMC IP Alliance Program to Enhance Custom I/O and ESD Solutions
- Cadence to Acquire Arm Artisan Foundation IP Business
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New Breakthroughs in China's RISC-V Chip Industry
- Ceva Neural Processing Unit IP for Edge AI Selected by Nextchip for Next-Generation ADAS Solutions
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |