Xiphera extends its Transport Layer Security product family
Xiphera’s TLS products are compact in size and can be used even in resource constrained devices.
June 1, 2023 -- Xiphera extends its Transport Layer Security (TLS) product family with new client and server IP cores for FPGA and ASIC circuits, introducing TLS 1.3 server side functionalities and wider feature coverage of TLS 1.3.
Related |
TLS 1.3 - Security Protocol |
TLS is used for securing communication from eavesdropping or manipulation in a large variety of different applications, including secure web browsing as well as machine-to-machine communication protocols. The TLS protocol is based on symmetric and asymmetric cryptography and digital certificates.
High performance with first-grade security
Xiphera’s TLS product family implements both end-points of a TLS 1.3 session in a hardware-only approach. The entire TLS stack, including TLS handshake and related key management, is implemented inside an IP core, the session keys being never visible outside the core. Xiphera TLS products provide throughputs from a few Gbps up to several tens of Gbps. Despite the rich feature set, Xiphera’s TLS products are compact in size and can be used even in resource constrained devices.
“The extension of our TLS offering allows our customers to have more feature-rich TLS solutions for both client and server ends of TLS.” says Kimmo Järvinen, Co-founder and CTO of Xiphera. “Xiphera’s TLS cores combine high performance with first-grade security thanks to the isolation of all cryptographic computations and session key management from the rest of the system.”
For more information about Xiphera’s TLS solutions, visit the product family page here.
|
Xiphera Ltd. Hot IP
Related News
- Xiphera announces FPGA-based TLS 1.3 IP core for mission-critical applications
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- ARC Extends its Security Software with Secured Socket Layer and Secured Socket Shell Protocols and Hardware Accelerated Encryption
- Agile Analog extends leadership in customizable analog security IP with new clock attack monitor
- Xiphera Develops Quantum-Resilient Hardware Security Solutions for Space
Breaking News
- Silicon Proven AV1 Decoder IP with support for 12-bit pixel size and 4:4:4 Chroma Sub-Sampling Released by Allegro DVT
- Cadence Enables Next-Gen AI and HPC Systems with Industry's Fastest HBM4 12.8Gbps IP Memory System Solution
- S2C and Andes Technology Announce FPGA-Based Prototyping Partnership to Accelerate Advanced RISC-V SoC Development
- PQShield launches UltraPQ-Suite for deeply specialized implementations of post-quantum cryptography
- Andes Technology and Imagination Technologies Showcase Android 15 on High-Performance RISC-V Based Platform
Most Popular
- Certus Semiconductor Joins TSMC IP Alliance Program to Enhance Custom I/O and ESD Solutions
- Cadence to Acquire Arm Artisan Foundation IP Business
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New Breakthroughs in China's RISC-V Chip Industry
- Ceva Neural Processing Unit IP for Edge AI Selected by Nextchip for Next-Generation ADAS Solutions
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |