sureCore-Led CryoCMOS IP: Toward Scalable Quantum Computers
Saumitra Jagdale, EETimes Europe (August 23, 2023)
sureCore CEO Paul Wells foresees further migration of control electronics “into the cryostat,” i.e., close to the qubits.
Several components of quantum computers need to be at extremely low temperatures—near absolute zero—to produce viable results. This is because quantum bits, or qubits, need to be in a special state to exploit their superpositioning and entanglement properties. Heat can hinder the quantum state of qubits and cause errors in the implemented computations.
The current design of quantum computers, as technology today permits, implements a clear temperature demarcation: the cryogenic region (at extremely low temperatures) housing the qubits, the control electronics region at a temperature warmer than the latter and a room-temperature region containing classical data processing units and communication interfaces. Connecting these well-defined temperature regions requires special wiring and cables, which are often bulky. And with the quantum computing industry trailblazing toward scalability, the performance-limiting cabling is a significant challenge.
Conversely, the special cables only reduce, not eliminate, the disturbance caused by housing the control electronics nearby. There is a requirement to reduce noise caused by heat generation in the control electronics to get closer to meaningful quantum computers.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Related News
- sureCore-led consortium wins £6.5M Innovate UK grant to develop cryogenic CMOS IP to accelerate Quantum Computing scalability
- QuantWare raises €20 million Series A to power the world's largest quantum computers
- sureCore now licensing its CryoMem range of IP for Quantum Computing
- Semiwise, sureCore, and Cadence Showcase Breakthrough in Cryogenic CMOS Circuit Development for Quantum Computing and Energy-Efficient Data Centers
- Siemens collaborates with sureCore and Semiwise to pioneer quantum computing ready cryogenic semiconductor designs
Breaking News
- Arteris Wins Two Gold and One Silver Stevie® Awards in the 2025 American Business Awards®
- Faraday Adds QuickLogic eFPGA to FlashKit‑22RRAM SoC for IoT Edge
- Xylon Introduces Xylon ISP Studio
- Crypto Quantique announces QRoot Lite - a lightweight and configurable root-of-trust IP for resource-constrained IoT devices
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
Most Popular
- Andes Technology and Imagination Technologies Showcase Android 15 on High-Performance RISC-V Based Platform
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- Synopsys and TSMC Usher In Angstrom-Scale Designs with Certified EDA Flows on Advanced TSMC A16 and N2P Processes
- Certus Semiconductor Joins TSMC IP Alliance Program to Enhance Custom I/O and ESD Solutions
- M31 Collaborates with TSMC to Advance 2nm eUSB2 IP Innovation