Codasip announces next-generation RISC-V processor family for Custom Compute
Introducing the highly flexible 700 family for unlimited innovation
Munich, Germany -- October 17, 2023 – Codasip®, the leader in RISC-V Custom Compute, announced today a new highly configurable family of RISC-V baseline processors for unlimited innovation. The family, called the “700 family”, includes application and embedded cores. The 700 family complements Codasip's popular embedded cores by offering a different starting point to fit needs for higher performance. Codasip's customers can use Codasip Studio™ to optimize each baseline core for their target use case. The first core in the family is A730, a 64-bit RISC-V application core that is now provided to early-access customers.
Filip Benna, product manager, comments: “We recognize our customers’ needs to differentiate their products in a straightforward way. By providing different starting points for embedded and application processors, we make it easier to reach the right level of optimization in a streamlined design process. With the 700 family and Codasip Custom Compute, designers can push the technology limits by optimizing at the chip or application level for unique gains while keeping costs under control."
Custom Compute can be achieved through architecture optimization, application profiling, hardware/software co-optimization, and domain-specific acceleration. Codasip enables Custom Compute built on a strong design foundation based on the modular RISC-V ISA, the processor design automation toolset Codasip Studio, and a range of baseline embedded and application cores designed to be easily optimized.
The 700 family offers high-performance, versatile cores to bring the world of Custom Compute to a broad range of new applications. As well as being highly flexible through customization, the processors are available as off-the-shelf standard configurations for an immediate start. Codasip Studio enables different levels of processor optimization for each use case through advanced profiling. This proven, highly automated approach gives outstanding results and improves time-to-market. From one family design, Codasip offers endless possibilities to satisfy a broad range of use cases. Learn more about the 700 family.
Codasip will be participating at the RISC-V Summit in Santa Clara, California, on November 7-8. The company will showcase its solutions and present a keynote and several technical topics. Learn more or book a meeting.
About Codasip
Codasip is a processor technology company enabling system-on-chip developers to differentiate their products for competitive advantage. Customers leverage the transformational potential of the open RISC-V ISA in a unique way through Codasip’s Custom Compute offering: Codasip Studio design automation tools and a fully open architecture licensing model combine with a range of processor IP that can be easily customized. The company is proudly European and serves a global market, where billions of devices are already enabled by Codasip technology. Learn more at www.codasip.com
|
Codasip Hot IP
Related News
- Blueshift Memory to use Codasip custom compute to develop new memory-efficient processor technology
- embedded world 2023: Codasip presents on custom compute and RISC-V design
- StarFive Adopts Valtrix STING for Verification of Next-generation RISC-V Processors
- Codasip introduces best-in-class RISC-V core for power-efficient applications
- Synopsys Expands Its ARC Processor IP Portfolio with New RISC-V Family
Breaking News
- Arteris Wins Two Gold and One Silver Stevie® Awards in the 2025 American Business Awards®
- Faraday Adds QuickLogic eFPGA to FlashKit‑22RRAM SoC for IoT Edge
- Xylon Introduces Xylon ISP Studio
- Crypto Quantique announces QRoot Lite - a lightweight and configurable root-of-trust IP for resource-constrained IoT devices
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
Most Popular
- Andes Technology and Imagination Technologies Showcase Android 15 on High-Performance RISC-V Based Platform
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- Synopsys and TSMC Usher In Angstrom-Scale Designs with Certified EDA Flows on Advanced TSMC A16 and N2P Processes
- Certus Semiconductor Joins TSMC IP Alliance Program to Enhance Custom I/O and ESD Solutions
- M31 Collaborates with TSMC to Advance 2nm eUSB2 IP Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |