MIPI C-PHY v2.0 D-PHY v2.1 RX 2 trios/2 Lanes in TSMC (N5, N3E, N3P)
T2M-IP Presents Silicon Proven 22nm 1.5GHz Fractional-N PLL IP Core, with Dynamic Configuration for Wireless and Automotive SoCs - Licensing Now Available.
November 13, 2023 - T2MIP, the global independent semiconductor IP cores provider and technology expert, is pleased to announce its partner's silicon-proven 1.5GHz Fractional-N Phase-Locked Loop (Frac-N PLL) IP core. This IP core represents a significant advancement in the field of clock generation and synchronization, offering an on-the-fly programmable PLL solution designed to lock onto an incoming clock source and deliver a highly precise 1.5GHz clock output. This core is designed for applications demanding ultra-high frequency clock generation and is optimized for the 22nm process technology node.
Key Features:
- High-Frequency Output: The 1.5GHz Frac-N PLL IP Core provides clock outputs of up to 1.5GHz, making it a crucial component for applications requiring rapid and precise clock signals.
- Versatile Multiplicand Range: With a wide range of programmable multiplicand settings, this IP core offers exceptional flexibility to accommodate various frequency multiplication requirements while maintaining signal integrity.
- Compact Footprint: Designed with a focus on space efficiency, this IP core boasts a small physical area, making it an ideal choice for integration into compact semiconductor designs.
- Integrated TEST Pin: The inclusion of a TEST pin simplifies the verification and testing process, enhancing the IP core's usability for design and validation teams.
Deliverables:
Customers will receive a comprehensive set of deliverables with the 1.5GHz Frac-N PLL IP Core, including GDSII files, LVS Spice netlists, Verilog models, and the LEF (Library Exchange Format) for the clock generator and PLL. Additionally, detailed User Guidelines covering integration, layout, testability, packaging, and board-level considerations are provided, ensuring smooth integration and maximum value for our customers.
1.5GHz Frac-N PLL IP Core represents a significant leap forward in high-frequency clock generation, offering unmatched flexibility and precision for applications that demand optimal synchronization. This IP core empowers semiconductor designers to achieve exceptional performance while adhering to the 22nm process node.
Availability: These IP Cores are available for immediate licensing. For more information on licensing options and pricing please drop a request / MailTo . Together, let's redefine the possibilities of connectivity, efficiency, and performance.
About T2M: T2MIP is the global semiconductor IP & SW technology provider focused on complex system-level IP Core (RF, Analog, Digital, SW) for the Broadcast, ADC/DAC, Analog-Mixed signal, Wireless & and IOT Markets. Many licensing models are available for our Semiconductor IP Cores & SW, including source code technology transfer with unlimited usage.
For more information visit: www.t-2-m.com
|
T2M Hot IP
GNSS Ultra low power (GPS, Galileo, GLONASS, Beidou3, QZSS, IRNSS, SBAS) Digital ...
USB 3.0/ PCIe 2.0/ SATA 3.0 Combo PHY IP, Silicon Proven in TSMC 28HPC+
DVB-S2X WideBand Demodulator & Decoder IP (Silicon Proven)
MIPI D-PHY Tx IP, Silicon Proven in TSMC 22ULP
Wi-Fi 802.11 ax/Wi-Fi 6 /Bluetooth LE v5.4/15.4-2.4GHz RF Transceiver IP for IOT ...
Related News
- MIPI C-D Combo PHY and DSI Controller IP Cores, Silicon Proven, Immediate licensing at a Competitive Price for Your Next Project
- T2M-IP Unveils the 12-bit 4Gsps ADC Silicon-Proven IP Core with Cutting-Edge Features, Silicon Proven and Ready to License
- T2M-IP Unveils Best-Selling DVB-T2/T Demodulator IP Core with Cutting-Edge Features, Silicon Proven and Ready to License
- Empower Your Wi-Fi 6 and Wi-Fi 6E SoCs with 12-Bit 640Msps Dual Channel ADC and DAC IP Cores, Now Available for Immediate Licensing in Silicon Proven 22nm ULL and ULP Technology
- Silicon Creations Celebrates Milestone with Delivery of 1,000th Production License for Fractional-N PLL
Breaking News
- Silicon Proven AV1 Decoder IP with support for 12-bit pixel size and 4:4:4 Chroma Sub-Sampling Released by Allegro DVT
- Cadence Enables Next-Gen AI and HPC Systems with Industry's Fastest HBM4 12.8Gbps IP Memory System Solution
- S2C and Andes Technology Announce FPGA-Based Prototyping Partnership to Accelerate Advanced RISC-V SoC Development
- PQShield launches UltraPQ-Suite for deeply specialized implementations of post-quantum cryptography
- Andes Technology and Imagination Technologies Showcase Android 15 on High-Performance RISC-V Based Platform
Most Popular
- Certus Semiconductor Joins TSMC IP Alliance Program to Enhance Custom I/O and ESD Solutions
- Cadence to Acquire Arm Artisan Foundation IP Business
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New Breakthroughs in China's RISC-V Chip Industry
- Ceva Neural Processing Unit IP for Edge AI Selected by Nextchip for Next-Generation ADAS Solutions
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |