Register File with low power retention mode and 3 speed options
NVM Express Announces the Release of the Computational Storage Feature
Computational Storage Will Standardize Vital Storage Management Features Across the Cloud, Enterprise and IoT Industries
BEAVERTON, OR. — January 16, 2024 — NVM Express, Inc. today announced the release of the NVM Express® (NVMe®) Computational Storage Feature, which provides a standardized, vendor-neutral framework for connecting applications to NVMe Computational Storage devices across both compute and storage services. Computational Storage includes two new command sets: Computational Programs and Subsystem Local Memory Command Sets.
“NVM Express Computational Storage is part of our efforts to help enterprises and hyperscale data centers meet the ever-evolving demands of the storage industry,” said Bill Martin, NVMe Computational Storage Task Group Co-Chair and Board Member. “Computational Storage is a standardized approach that enables an open, interoperable ecosystem. By offloading compute to the device, we anticipate that these industries will experience reduced total cost of ownership and overall performance boosts.”
Computational Storage reduces data movement by providing computation on a storage device. Performing computation on the device leads to faster response times for latency-critical applications including databases, AI suggestion models and content delivery networks.
Key NVM Express Computational Storage Features:
- The Computational Programs Command Set provides a host-driven, modular approach to computational programs.
- The Subsystem Local Memory Command Set provides the ability to access memory in an NVM subsystem via computational programs and via an NVMe transport, accessible through NVMe I/O commands.
The NVM Express Computational Programs Command Set and the Subsystem Local Memory Command Set specifications are available for download on the NVM Express website.
About NVM Express, Inc.
With more than 130 members, NVM Express, Inc. is a non-profit organization focused on enabling broad ecosystem adoption of high performance and low latency non-volatile memory (NVM) storage through a standards-based approach. The organization offers an open collection of NVM Express® (NVMe®) specifications and information to fully expose the benefits of non-volatile memory in all types of computing environments from mobile to data center. NVMe-based specifications are designed from the ground up to deliver high bandwidth and low latency storage access for current and future NVM technologies. For more information, visit http://www.nvmexpress.org.
|
Related News
- NVM Express Releases NVM Express Specifications to Unify AI, Cloud, Client, and Enterprise Storage
- NVM Express Announces the Rearchitected NVMe 2.0 Library of Specifications
- NVMe Revision 1.3 Expands Reach of Fast Storage for Enterprise, Client, and Cloud Power Users
- NVM Express Work Group Incorporates
- PLDA And IP-Maker Enable High Performance Storage Devices with Integrated PCIe 3.0 Controller with NVM Express IP Core
Breaking News
- Silicon Proven AV1 Decoder IP with support for 12-bit pixel size and 4:4:4 Chroma Sub-Sampling Released by Allegro DVT
- Cadence Enables Next-Gen AI and HPC Systems with Industry's Fastest HBM4 12.8Gbps IP Memory System Solution
- S2C and Andes Technology Announce FPGA-Based Prototyping Partnership to Accelerate Advanced RISC-V SoC Development
- PQShield launches UltraPQ-Suite for deeply specialized implementations of post-quantum cryptography
- Andes Technology and Imagination Technologies Showcase Android 15 on High-Performance RISC-V Based Platform
Most Popular
- Certus Semiconductor Joins TSMC IP Alliance Program to Enhance Custom I/O and ESD Solutions
- Cadence to Acquire Arm Artisan Foundation IP Business
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New Breakthroughs in China's RISC-V Chip Industry
- Ceva Neural Processing Unit IP for Edge AI Selected by Nextchip for Next-Generation ADAS Solutions
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |