English
Xylon's logicBRICKS HDR ISP IP Suite Gets an RGB-IR Image Processing Upgrade
January 25, 2024 -- Zagreb (Croatia) – Xylon just upgraded company’s logicBRICKS High Dynamic Range (HDR) Image Signal Processing (ISP) IP Suite with the new RGB-IR image processing module. The RGB-IR is a new technology that captures high quality RGB and IR images simultaneously in a single sensor. It provides excellent visibility in varying day and night conditions, and makes it very well suited for use in automotive in-cabin monitoring applications.
The logicBRICKS HDR ISP IP Suite is designed and optimized for AMD programmable FPGA and SoC devices. It enables parallel processing of multiple Ultra HD video inputs in different programmable devices, ranging from the small AMD Artix 7 FPGAs to the biggest AMD Versal adaptive SoCs. The latest RGB-IR processing module is optional and configurable, just as all other parts of the logicBRICKS ISP Suite.
Xylon’s RGB-IR ISP was premiered at the Automotive World 2024 in Tokyo. The demo runs on AMD Zynq™ UltraScale+™ SoC based hardware platform with included 5 megapixel (MP) Leopard Imaging camera with Omnivision OX05B RGB-IR sensor.
To learn more about the Xylon HDR ISP IP Suite, please visit https://www.logicbricks.com/Solutions/Xylon-HDR-ISP.aspx, or contact Xylon directly at info@logicbricks.com.
|
||||||
Xylon Hot IP
Related News
- Xylon Releases a Complete Multi-Channel HDR ISP IP Suite
- DxO Labs Announces Immediate Availability of DxO IPE, the Industry's First Embedded Image Processing Solution (ISP) for Camera Phones with Built-in Enhanced Depth of Field (EDOF) and Optical Fault Correction
- Xfuse, LLC Enters AI Vision Market with New Image Signal Processing (ISP) Technology
- OmniVision Announces World's First Dedicated Driver Monitoring System ASIC With Integrated AI Neural Processing Unit, Image Signal Processor and DDR3 Memory
- Accelerate Smart Embedded Vision Designs with Microchip's Expanding Low-Power FPGA Video and Image Processing Solutions
Breaking News
- Silicon Proven AV1 Decoder IP with support for 12-bit pixel size and 4:4:4 Chroma Sub-Sampling Released by Allegro DVT
- Cadence Enables Next-Gen AI and HPC Systems with Industry's Fastest HBM4 12.8Gbps IP Memory System Solution
- S2C and Andes Technology Announce FPGA-Based Prototyping Partnership to Accelerate Advanced RISC-V SoC Development
- PQShield launches UltraPQ-Suite for deeply specialized implementations of post-quantum cryptography
- Andes Technology and Imagination Technologies Showcase Android 15 on High-Performance RISC-V Based Platform
Most Popular
- Certus Semiconductor Joins TSMC IP Alliance Program to Enhance Custom I/O and ESD Solutions
- Cadence to Acquire Arm Artisan Foundation IP Business
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New Breakthroughs in China's RISC-V Chip Industry
- Ceva Neural Processing Unit IP for Edge AI Selected by Nextchip for Next-Generation ADAS Solutions
|
E-mail This Article | 
|
|
Printer-Friendly Page |