NVM OTP NeoBit in Vanguard (350nm, 250nm, 180nm, 160nm, 150nm, 110nm)
Numem at the Design & Reuse IP SoC Silicon Valley 2024
SUNNYVALE, CA, UNITED STATES, April 24, 2024 -- Numem, the pioneering provider of Memory SOC IPs and Chip/Chiplets, is excited to announce that Numem CEO Jack Guedj will discuss cutting-edge memory solutions at the Design & Reuse IP SoC Silicon Valley 2024 event, which will take place on April 25th, 2024, at the Hyatt Regency Santa Clara, CA. We invite you to join us for this insightful session.
- Date / Time : April 25th / 9:30 am – 10:30 am
- Place : Room B at the Hyatt Regency Santa Clara
- Session : Chiplet Solutions
- Topics : Chiplet-Based Compressed LLC Cache & Memory Expansion IP Solutions
- Link : https://www.design-reuse-embedded.com/ipsocdays/2024/SiliconValley/
Through this event, we will present our state-of-the-art low-power NuRAM Memory (MRAM-Based) and our SmartMem SOC Subsystem, IP Cores and Memory SOC Chiplets. Numem NuRAM's memory is 2-3X smaller in area and 85x - 2000x lower leakage power than SRAM. It is augmented by our SmartMem SOC Subsystem, which includes:
- SmartMem PEP (Performance, Endurance, and Power) Engine: Dramatically improves memory endurance and performance as well as operating power not only for Numem NuRAM but for all persistent memory types (MRAM, ReRAM, PCRAM, etc.) and both embedded and external Flash
- SuperBIST: Fast device bring-up/testing, continuous diagnostics.
- SmartMMC: Simplified memory operation, power/performance optimization.
- Compute/Processing: Enabling 5~10x area reduction or increased density with ZeroPoint technology
About Numem
Numem, headquartered in Sunnyvale, California, is the leading provider of Memory and SOC Subsystem IPs and Chip/Chiplets based on proven foundry MRAM process. Numem’s patented NuRAM technology enables best in class power/performance and reliability with 2.5x smaller area and >85x lower leakage power than traditional SRAM. Numem’s SmartMem technology significantly improves performance and endurance as well as ease-of-use and reliability for high-volume deployment. Numem Chip/Chiplets enable significant power reduction in AI systems from Edge Node to Server applications. Numem SmartMem can be used in conjunction with other memory technologies including MRAM, RRAM, PCRAM or Flash. It has optional and customizable SOC Compute in Memory which enables to further reduce power or increase effective density.
Visit our website at www.numem.com or contact us at info@numem.com.
|
Related News
- eInfochips to Exhibit and Present at Design & Reuse IP-SoC Silicon Valley 2020
- 2025 RISC-V CON: Andes Technology Celebrates 20 Years, Bringing Together Innovators, Engineers, and Ecosystem Leaders
- Worldwide Silicon Wafer Shipments and Revenue Start Recovery in Late 2024, SEMI Reports
- Silicon Creations Awarded TSMC's 2024 Open Innovation Platform Partner of the Year for Mixed Signal IP
- Worldwide Silicon Wafer Shipments Increase 7% in Q2 2024, SEMI Reports
Breaking News
- Faraday Adds QuickLogic eFPGA to FlashKit‑22RRAM SoC for IoT Edge
- Xylon Introduces Xylon ISP Studio
- Crypto Quantique announces QRoot Lite - a lightweight and configurable root-of-trust IP for resource-constrained IoT devices
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
- Silicon Proven AV1 Decoder IP with support for 12-bit pixel size and 4:4:4 Chroma Sub-Sampling Released by Allegro DVT
Most Popular
- Andes Technology and Imagination Technologies Showcase Android 15 on High-Performance RISC-V Based Platform
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- Synopsys and TSMC Usher In Angstrom-Scale Designs with Certified EDA Flows on Advanced TSMC A16 and N2P Processes
- Certus Semiconductor Joins TSMC IP Alliance Program to Enhance Custom I/O and ESD Solutions
- M31 Collaborates with TSMC to Advance 2nm eUSB2 IP Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |