lowRISC and Microsoft Collaborate to Help Bring the Revolutionary CHERIoT-Ibex Core to Production Grade
Partners Work Together on the Design Verification of CHERIoT-Ibex, Bringing Class-Leading Hardware Memory Safety to Applications with Tight Power, Area and Financial Budgets
CAMBRIDGE, England – June 20, 2024 – lowRISC C.I.C., the open silicon ecosystem organization, today announced a formal collaboration with Microsoft to help bring its CHERIoT-Ibex design to production grade, leveraging lowRISC’s comprehensive open-source silicon development methodology, the Silicon Commons.
Ad |
RISC-V ARC-V RMX-100 Ultra-low Power 32-bit Processor IP for Embedded Applications 64-bit RISC-V Application Processor Core ![]() RISC-V-based AI IP development for enhanced training and inference ![]() |
“We are delighted to be working with Microsoft to bring CHERIoT-Ibex to the very high quality required for deployment into commercial products,” said Dr. Gavin Ferris, CEO of lowRISC. “This joint effort further demonstrates the success of our Silicon Commons approach to making chip designs radically more transparent and trustworthy.”
Microsoft’s CHERIoT design integrates CHERI’s fine-grained hardware memory security technology within lowRISC’s popular RISC-V microcontroller core Ibex®.
CHERI has the potential to prevent around 70% of current exploits without requiring legacy software to be completely re-coded, yet to date it has been out of reach for many critical applications where power, memory and cost are at a premium — such as IoT, Operational Technology and embedded systems. CHERIoT-Ibex solves this problem, being a 32-bit implementation which — when coupled with the open-source CHERIoT-RTOS operating system — imposes almost no speed penalty and only 5-10% overhead in power and area in comparison with lowRISC’s ‘standard’ Ibex® core.
By working together to create a comprehensive design verification (DV) suite for this groundbreaking IP, the collaboration between Microsoft and lowRISC announced today will allow companies to confidently deploy the core in commercial products.
“This is truly important foundational work, as it will help make CHERIoT-Ibex the world’s first production grade, open-source CHERI-enabled microcontroller core,” said Tony Chen, Partner Security Architect at Microsoft. “We’re looking forward to seeing it broadly leveraged in commercial designs, bringing much-needed hardware security — in an efficient manner — to a broad swathe of critical applications.”
About lowRISC®
Founded in 2014 at the University of Cambridge Department of Computer Science and Technology, lowRISC is a not-for-profit company/CIC that provides a neutral home for collaborative engineering to develop and maintain open-source silicon designs and tools for the long term. The lowRISC not-for-profit structure combined with full-stack engineering capabilities in-house enables the hosting and management of high-quality projects like OpenTitan via the Silicon Commons approach.
|
Related News
- Groundbreaking Formal Verification Further Enhances the Quality of CHERIoT-Ibex
- Unveiling Sonata: Affordable CHERI Hardware for Embedded Systems
- SiFive and DARPA collaborate to bring the power of RISC-V to Technology Innovation
- Embeetle and GigaDevice collaborate to bring a new powerful and simple IDE to ARM and RISC-V based MCUs
- IAR Systems and GigaDevice collaborate to bring powerful RISC-V solutions to the market
Breaking News
- Silicon Proven AV1 Decoder IP with support for 12-bit pixel size and 4:4:4 Chroma Sub-Sampling Released by Allegro DVT
- Cadence Enables Next-Gen AI and HPC Systems with Industry's Fastest HBM4 12.8Gbps IP Memory System Solution
- S2C and Andes Technology Announce FPGA-Based Prototyping Partnership to Accelerate Advanced RISC-V SoC Development
- PQShield launches UltraPQ-Suite for deeply specialized implementations of post-quantum cryptography
- Andes Technology and Imagination Technologies Showcase Android 15 on High-Performance RISC-V Based Platform
Most Popular
- Certus Semiconductor Joins TSMC IP Alliance Program to Enhance Custom I/O and ESD Solutions
- Cadence to Acquire Arm Artisan Foundation IP Business
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New Breakthroughs in China's RISC-V Chip Industry
- Ceva Neural Processing Unit IP for Edge AI Selected by Nextchip for Next-Generation ADAS Solutions
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |