RT-660-FPGA DPA-Resistant Hardware Root-of-Trust Security Processor for Govt/Aero/Defense FIPS-140
Codasip enables secure Linux by donating CHERI RISC-V SDK to the CHERI Alliance
Open access to complete SDK with Linux kernel will simplify building and testing of CHERI-enabled RISC-V applications
Munich, Germany, October 21, 2024 – Codasip®, the leader in RISC-V Custom Compute, today announced it has donated its newly developed Software Development Kit (SDK) for CHERI to the community-interest organization CHERI Alliance, who makes the SDK freely available for download on GitHub.
CHERI (Capability Hardware Enhanced RISC Instructions) is an advanced security technology developed by the University of Cambridge in a joint research project with SRI International that begun in 2010. The research was aimed at revisiting fundamental design choices in hardware and software to improve system security, and received funding from DARPA (Defense Advanced Research Projects Agency), UKRI (UK Research and Innovation), and others. In 2023, the technology was for the first time made commercially available in a licensable processor by Codasip.
CHERI extends the Instruction Set Architecture (ISA) to enforce fine-grained memory access control. This prevents common vulnerabilities such as buffer overflows and memory corruption. However, to make use of the technology, developers must have access to software tools and packages that are adapted for CHERI. The compiler, in particular, must be capable of generating applications that leverage the new instructions introduced by the modified ISA and hardware core. In collaboration with other CHERI Alliance members, Codasip has built these tools on existing open-source projects and is donating them to the CHERI Alliance for unrestricted use by everyone implementing CHERI on RISC-V.
"As more organizations and governments discover the potential of the CHERI technology to protect us, we need to speed up the pace of making the technology available in real systems," says Ron Black, chief executive officer, Codasip. "We have made a massive effort to implement a full Linux-capable SDK that we are now opening for everyone to use. I am confident this will be a great asset for the CHERI and RISC-V communities."
“The CHERI Alliance is strongly focused on collaboration and openness to make sure that CHERI security gets integrated into all high-tech products,” comments Michael Halsall, director of the CHERI Alliance. “The fact that Codasip makes their SDK openly available through the Alliance supports the standardization effort of CHERI for RISC-V. CHERI can deliver a more secure future for electronics, and we must come together to make that happen, between academia, industry and government.”
The CHERI RISC-V SDK includes:
- C/C++ compiler and toolchain based on LLVM17
- CHERI-RISC-V Sail model
- QEMU open-source emulator
- OpenSBI implementation of the RISC-V Supervisor Binary Interface
- Das U-Boot bootloader
- Linux kernel 6.10
- FreeRTOS
- The GNU Debugger
- Yocto build system for Linux
- Basic user space environment based on Busybox
Access the SDK from the CHERI Alliance GitHub.
About Codasip
Codasip is a processor technology company enabling system-on-chip developers to differentiate their products for competitive advantage. Customers leverage the transformational potential of the open RISC-V ISA in a unique way through Codasip’s Custom Compute offering: Codasip Studio design automation tools and a fully open architecture licensing model combine with a range of processor IP that can be easily customized. The company is proudly European and serves a global market, where billions of devices are already enabled by Codasip technology. Learn more at www.codasip.com
About CHERI Alliance
CHERI Alliance is a community interest organization promoting the global adoption of the Capability Hardware Enhanced RISC Instructions (CHERI) security technology across the computing industry. Building on over a decade of pioneering research by the University of Cambridge and SRI International, CHERI introduces a revolutionary architecture designed to enhance system security through fine-grained memory protection and software compartmentalization. The Alliance is actively engaging with industry, academia, and the public sector to standardize and implement CHERI across a diverse range of computing platforms. To learn more, visit www.cheri-alliance.org
|
Codasip Hot IP
Related News
- Codasip to Offer Secure Boot Solutions with Veridify Tools
- Industry's First RISC-V SoC FPGA Architecture Brings Real-Time to Linux, Giving Developers the Freedom to Innovate in Low-Power, Secure and Reliable Designs
- Rambus Selects Codasip Studio for SDK Development of RISC-V Processor
- Semidynamics' Aliado SDK Accelerates AI Development for RISC-V with Seamless ONNX Integration
- SCI Semiconductor announces Global-First CHERI enabled devices and Early Access Program
Breaking News
- Silicon Proven AV1 Decoder IP with support for 12-bit pixel size and 4:4:4 Chroma Sub-Sampling Released by Allegro DVT
- Cadence Enables Next-Gen AI and HPC Systems with Industry's Fastest HBM4 12.8Gbps IP Memory System Solution
- S2C and Andes Technology Announce FPGA-Based Prototyping Partnership to Accelerate Advanced RISC-V SoC Development
- PQShield launches UltraPQ-Suite for deeply specialized implementations of post-quantum cryptography
- Andes Technology and Imagination Technologies Showcase Android 15 on High-Performance RISC-V Based Platform
Most Popular
- Certus Semiconductor Joins TSMC IP Alliance Program to Enhance Custom I/O and ESD Solutions
- Cadence to Acquire Arm Artisan Foundation IP Business
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New Breakthroughs in China's RISC-V Chip Industry
- Ceva Neural Processing Unit IP for Edge AI Selected by Nextchip for Next-Generation ADAS Solutions
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |