Imagination DXS GPU IP recognised as game-changer for the car industry
Newly launched GPU IP shortlisted for TechWorks Automotive Systems Innovation Award
November 28, 2024 -- Imagination is celebrating the shortlisting of the recently launched Imagination DXS GPU IP in the TechWorks Automotive Systems Innovation Award. This award pays tribute to an organisation or project team who exploit innovative technology to add value to an end-product while also meeting user needs, reliability and market window requirements.
In addition to delivering outstanding performance for graphics and compute workloads, IMG DXS introduces a new, patented, zero-compromise approach to meeting ASIL-B requirements. Its innovation in the field of distributed functional safety means that automotive SoC designers no longer need to lay down extra silicon, repeat workloads, or implement costly and convoluted software testing to check for processing faults.
“This shortlisting is a testimonial to the incredible engineers in Imagination who brought this product to life,” says James Chapman, Chief Product Officer, Imagination Technologies. “At a time when the car industry needs to increase the amount of compute available in vehicles quickly yet responsibly, performance-driven functional safety solutions like IMG DXS are a true game-changer.”
Two other companies are shortlisted for this award: Eatron Technologies and Oxford RF. The winner will be announced at the TechWorks Gala Dinner and Awards Ceremony in London on Thursday 4 December.
More information on Imagination DXS GPU IP is available on the Imagination website along with a detailed white paper outlining its innovation in the field of distributed functional safety.
|
Imagination Technologies Group plc Hot IP
Related News
- Imagination DXS GPU officially certified as ASIL-B compliant
- Imagination Announces Highest Performance Automotive GPU IP with FuSa Advancement
- Imagination GPU Powers Renesas R-Car Gen 5 SoC
- Imagination takes efficiency up a level with latest D-Series GPU IP
- ESWIN Computing Pairs SiFive CPU, Imagination GPU and In House NPU in Latest RISC-V Edge Computing SoC
Breaking News
- Silicon Proven AV1 Decoder IP with support for 12-bit pixel size and 4:4:4 Chroma Sub-Sampling Released by Allegro DVT
- Cadence Enables Next-Gen AI and HPC Systems with Industry's Fastest HBM4 12.8Gbps IP Memory System Solution
- S2C and Andes Technology Announce FPGA-Based Prototyping Partnership to Accelerate Advanced RISC-V SoC Development
- PQShield launches UltraPQ-Suite for deeply specialized implementations of post-quantum cryptography
- Andes Technology and Imagination Technologies Showcase Android 15 on High-Performance RISC-V Based Platform
Most Popular
- Certus Semiconductor Joins TSMC IP Alliance Program to Enhance Custom I/O and ESD Solutions
- Cadence to Acquire Arm Artisan Foundation IP Business
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New Breakthroughs in China's RISC-V Chip Industry
- Ceva Neural Processing Unit IP for Edge AI Selected by Nextchip for Next-Generation ADAS Solutions
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |