RT-660-FPGA DPA-Resistant Hardware Root-of-Trust Security Processor for Govt/Aero/Defense FIPS-140
Codasip and RED Semiconductor Sign Memorandum of Understanding to Develop AI Acceleration Technologies
Munich, Germany, and Oxford, UK – 28th January, 2025 – Codasip GmbH and RED Semiconductor International Ltd have signed a Memorandum of Understanding (MoU) to collaborate on developing advanced AI acceleration technologies.
Under the MoU, RED will leverage the Codasip Studio processor design tools to integrate its VISC technology as an accelerator for Codasip RISC-V cores.
RED’s AI accelerators will also be demonstrated and sold with Codasip’s RISC-V processors.
Versatile Intrinsic Structured Computing (VISC) is an innovation in processor IP by RED Semiconductor. VISC transforms real-time data processing for AI, cryptography, and sensor-driven applications through unparalleled abstraction, parallelism, and acceleration. It delivers a new paradigm for performance and efficiency. VISC is expected to accelerate key algorithms up to 100x. Evaluation, including benchmarking, is now available for lead customers.
Codasip is a processor technology company enabling system-on-chip developers to differentiate their products for competitive advantage. Customers leverage the transformational potential of the open RISC-V ISA in a unique way through Codasip’s Custom Compute offering.
“RED will develop its VISC AI accelerators in CodAL, our C-based processor description language that allows easy customisation and tight integration with our CPUs,” said Jamie Broome, Chief Product Officer at Codasip. “By using Codasip Studio for their design, they will have access to both a hardware development kit including RTL and a UVM test bench, plus a software development kit including a complete LLVM tool chain.”
For more information:
- Codasip: www.codasip.com
- RED Semiconductor: www.redsemiconductor.com
|
Related News
- CMC Microsystems and AIoT Canada Sign Memorandum of Understanding to support IoT and semiconductor ecosystem growth in Canada
- DENSO and U.S. Startup Quadric Sign Development License Agreement for AI Semiconductor (NPU)
- GOWIN Semiconductor Announces their GoAI Solution for AI Acceleration at the Edge
- Moortec Semiconductor Sign Representative Agreement with Red Shift Sales in Silicon Valley, US
- MOSAID and Hynix Sign Memorandum of Understanding
Breaking News
- Silicon Proven AV1 Decoder IP with support for 12-bit pixel size and 4:4:4 Chroma Sub-Sampling Released by Allegro DVT
- Cadence Enables Next-Gen AI and HPC Systems with Industry's Fastest HBM4 12.8Gbps IP Memory System Solution
- S2C and Andes Technology Announce FPGA-Based Prototyping Partnership to Accelerate Advanced RISC-V SoC Development
- PQShield launches UltraPQ-Suite for deeply specialized implementations of post-quantum cryptography
- Andes Technology and Imagination Technologies Showcase Android 15 on High-Performance RISC-V Based Platform
Most Popular
- Certus Semiconductor Joins TSMC IP Alliance Program to Enhance Custom I/O and ESD Solutions
- Cadence to Acquire Arm Artisan Foundation IP Business
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New Breakthroughs in China's RISC-V Chip Industry
- Ceva Neural Processing Unit IP for Edge AI Selected by Nextchip for Next-Generation ADAS Solutions
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |