55nmHV MTP Non Volatile Memory for Standard CMOS Logic Process
RISC-V in Space Workshop 2025 in Gothenburg
February 4, 2025 -- The second RISC-V in Space Workshop, organized by the European Space Agency and Frontgrade Gaiser in collaboration with RISC-V International, will take place on 2-3 April 2025 in Gothenburg, Sweden, bringing together experts, engineers, and researchers to explore the latest innovations, applications, and challenges of RISC-V architecture in the space sector.
RISC-V, an open and extensible instruction set architecture (ISA), has gained significant momentum across a variety of industries, with its potential for customization and scalability making it an ideal fit for space exploration and satellite systems. The RISC-V in Space Workshop will focus on how RISC-V technology is being leveraged in space systems, ranging from satellites to deep space missions, and will offer a platform for presenting novel research, real-world applications, and ongoing developments in the field.
For more information, please visit the website https://risc-v.space
|
Frontgrade Gaisler Hot IP
Related News
- RISC-V in Space Workshop 2025 in Gothenburg
- Frontgrade Gaisler Leads the Way in RISC-V Processor Development for Space Applications
- Frontgrade Gaisler and RISC-V's Space Journey
- 2025 RISC-V CON: Andes Technology Celebrates 20 Years, Bringing Together Innovators, Engineers, and Ecosystem Leaders
- Frontgrade Gaisler and wolfSSL Collaborate to Enhance Cybersecurity in Space Applications
Breaking News
- Silicon Proven AV1 Decoder IP with support for 12-bit pixel size and 4:4:4 Chroma Sub-Sampling Released by Allegro DVT
- Cadence Enables Next-Gen AI and HPC Systems with Industry's Fastest HBM4 12.8Gbps IP Memory System Solution
- S2C and Andes Technology Announce FPGA-Based Prototyping Partnership to Accelerate Advanced RISC-V SoC Development
- PQShield launches UltraPQ-Suite for deeply specialized implementations of post-quantum cryptography
- Andes Technology and Imagination Technologies Showcase Android 15 on High-Performance RISC-V Based Platform
Most Popular
- Certus Semiconductor Joins TSMC IP Alliance Program to Enhance Custom I/O and ESD Solutions
- Cadence to Acquire Arm Artisan Foundation IP Business
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New Breakthroughs in China's RISC-V Chip Industry
- Ceva Neural Processing Unit IP for Edge AI Selected by Nextchip for Next-Generation ADAS Solutions
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |