400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
1.2 V Bandgap voltage reference
The block is fabricated on SMIC CMOS 0.18µm technology.
View 1.2 V Bandgap voltage reference full description to...
- see the entire 1.2 V Bandgap voltage reference datasheet
- get in contact with 1.2 V Bandgap voltage reference Supplier
VR IP
- Display Processor for VR
- Programmable LDO voltage regulator (output voltage 2.5 V to 2.7 V)
- Programmable LDO voltage regulator (output voltage 2.5 V to 2.7 V)
- Programmable LDO voltage regulator (output voltage 2.5 V to 2.7 V)
- LDO voltage regulator (output voltage value 1.0 V, 1.2 V, 1.5 V, 1.8 V)
- LDO voltage regulator (output voltage 2.7 V)