1.25 Gbps EPON SerDes IP
The receiver side implements programmable post-equalization, with on chip terminations, clock/data recovery PLL and De-Serializer. The Serializer section uses the recovered clock to serialize the parallel data to be transmitted. The transmitter then drives the serial data on the serial differential outputs, while incorporating the pre-emphasis signal.
The MXL-SRDS-EPON is capable of generating low-jitter outputs in the noisy environment typical of million-gate SOC.
View 1.25 Gbps EPON SerDes IP full description to...
- see the entire 1.25 Gbps EPON SerDes IP datasheet
- get in contact with 1.25 Gbps EPON SerDes IP Supplier