English
You are here:
10/25/40/100G Ethernet MAC
The 10G Ethernet MAC (XGMAC) for FPGAs is an ultra-low latency, low gate count 10Gbit IP that simplifies the FPGA integration of ultra-fast 10Gbit/s Ethernet.
XGMAC is an all- RTL design to achieve the lowest possible latency, and is fully compliant with the IEEE802.3 specification. The FIFO application interface can be configured for either Xilinx or Altera.
XGMAC is easily integrated into high end FPGAs such as Virtex 6, 7 series (Xilinx) & Stratix, Arria (Altera).
The smooth integration of the XGMAC into your product is supported by reference designs, concise code documentation, and access to expert engineers.
XGMAC is an all- RTL design to achieve the lowest possible latency, and is fully compliant with the IEEE802.3 specification. The FIFO application interface can be configured for either Xilinx or Altera.
XGMAC is easily integrated into high end FPGAs such as Virtex 6, 7 series (Xilinx) & Stratix, Arria (Altera).
The smooth integration of the XGMAC into your product is supported by reference designs, concise code documentation, and access to expert engineers.
View 10/25/40/100G Ethernet MAC full description to...
- see the entire 10/25/40/100G Ethernet MAC datasheet
- get in contact with 10/25/40/100G Ethernet MAC Supplier
Block Diagram of the 10/25/40/100G Ethernet MAC IP Core
