10/25/40/100G MAC/PCS Ethernet IP Core
The IEEE 802.3by compliant 10/25/40/100G MAC/PCS was designed in house at Chevin Technology, to provide an easy path to the integration of protocols such as TCP/IP and UDP protocols in your FPGA, whilst using minimal FPGA resources. The 10/25/40/100G MAC simplifies the synthesis of ultra-fast Duplex 25Gbit/s Ethernet for FPGAs.
View 10/25/40/100G MAC/PCS Ethernet IP Core full description to...
- see the entire 10/25/40/100G MAC/PCS Ethernet IP Core datasheet
- get in contact with 10/25/40/100G MAC/PCS Ethernet IP Core Supplier
Block Diagram of the 10/25/40/100G MAC/PCS Ethernet IP Core
![10/25/40/100G MAC/PCS Ethernet IP Core Block Diagam](http://www.design-reuse.com/sip/blockdiagram/39310/20220506124451-main-mac-1-1.jpg)
10G IP
- USB 3.1 PHY (10G/5G) inTSMC (16nm, 12nm, N7, N6, N5,N3E)
- 32G Multi Rate SerDes PHY - GlobalFoundries 22FDX
- 32G Multi Rate Long Reach SerDes PHY - GlobalFoundries 12LP and 12LPP
- 32G Multi Rate Very Short Reach SerDes PHY - GlobalFoundries 12LP and 12LPP
- 10G/25G/40G/50G AES Encryption Core
- 10G/25GBASE-R MAC Core