You are here:

100MHz Low Jitter PLL

The ll_pll1421s01_ln14lpp_34201 is a 1.8V/0.8V dual supply-voltage phase locked loop (PLL) with a wide-output-frequency-range for frequency synthesis. It consists of a phase frequency detector (PFD), a charge pump, a voltage-controlled oscillator (VCO), a 6-bit predivider, a 10-bit main-divider, a 3-bit scaler, and an automatic frequency control (AFC).

View 100MHz Low Jitter PLL full description to...

see the entire 100MHz Low Jitter PLL datasheet
get in contact with 100MHz Low Jitter PLL Supplier

Block Diagram of the 100MHz Low Jitter PLL IP Core

Low Jitter PLL IP

TSMC GF Intel Low Phase Noise, High-performance Digital LC PLL
Jitter Cleaner PLL Digital Loop Filter
Low jitter 4.96GHz to 5.6GHz PLL in TSMC N40
TSMC CLN7FF 7nm Clock Generator PLL - 800MHz-4000MHz
TSMC CLN7FFLVT 7nm Deskew PLL - 300MHz-1500MHz
TSMC CLN7FF 7nm Spread Spectrum PLL - 700MHz-3500MHz

See more Low Jitter PLL IP >>

100MHz Low Jitter PLL

View 100MHz Low Jitter PLL full description to...

Block Diagram of the 100MHz Low Jitter PLL IP Core

Low Jitter PLL IP

Partner with us

List your Products

Design-Reuse.com