32-bit SSRAM/PROM Controller
Combo SerDes PHY
USB 3.2 Gen2/Gen1 PHY IP in TSMC(5nm, 6nm, 7nm,12nm/16nm, 22nm, 28nm, 40nm, 55nm)
Turnkey UWB MAC and PHY platform IP, for FiRa 2.0, CCC Digital Key 3.0, and Radar
Comcores is now a member of the OPEN Alliance
Sofics and Dolphin Semiconductor Announce Strategic Partnership
KiviCore and CAST Release Post-Quantum Cryptographic Key Encapsulation IP Core
Density Management in Analog Layout Design: Addressing Issues and Ensuring Consistency
How the Ability to Manage Register Specifications Helps You Create More Competitive Products
Why RISC-V is a viable option for safety-critical applications
Future-Proofing Embedded Systems: Why Post-Quantum Cryptography matters
RISC-V Powered Executive M.Tech VLSI PG Program for Next-Gen Chip Designers
Rambus CryptoManager Root of Trust Solutions Tailor Security Capabilities to Specific Customer Needs with New Three-Tier Architecture
Join D&R
Already on D&R? Sign in
© 2024 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Suppliers, list your IPs for free.
English
