English
400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
You are here:
12-bit 1-channel 10 to 100 MSPS pipeline ADC
250iHP_ADC_02 is a low-power high-speed 12-bit ADC that employs high-performance differential pipeline architecture. The ADC consists of a sample and hold device, a core ADC and block of comparators. The ADC requires: 2.5 V analog supply, differential reference voltages 1.5 V and 1.0 V, common mode voltage 0.75 V and differential input clock. The block supports standby mode which allows state with minimum power consumption. There is also the ability to configure the operating modes of the ADC by using digital registers.
View 12-bit 1-channel 10 to 100 MSPS pipeline ADC full description to...
- see the entire 12-bit 1-channel 10 to 100 MSPS pipeline ADC datasheet
- get in contact with 12-bit 1-channel 10 to 100 MSPS pipeline ADC Supplier
12-bit ADC analog-to-digital converter IP
- This analog-to-digital converter (ADC) uses successive approximation register (SAR) architecture to achieve 12-bit resolution.
- 12-bit 12-Gsps ADC
- 12-bit, 50 MSPS Analog-to-Digital Converter IP block
- 12-bit, 100 MSPS Analog-to-Digital Converter IP block
- 12-bit, 10 GSPS Analog-to-Digital Converter
- 12-bit 1M Differential Rail to Rail SAR ADC